Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. D

    DC synthesis of sync D-flip-flop maps to unnexpected flop...

    Re: DC synthesis of sync D-flip-flop maps to unnexpected flo The problem I'm having is reproducible w/ the class.db technology library distributed along w/ synopsys design compiler. I have a very simple synchronous, active-high reset D-flipflop, which I expect to have it mapped to the...

Part and Inventory Search

Top