Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. S

    Edge Detect and D Flip Flop from 2:1 Mux

    If two latches are connected in master slave combination along with a transmisson gate and the clock signals provided correctly for edge sensitivity(+ve or -ve) then a flop can be constructed. For the connections refer to ASIC by sebastian smith... Hope this will clarify your doubt...
  2. S

    Looking for a book titled "Principles of Verifiable RTL Design"

    Hi all!!!! I need this book. If any one has an e copy of it pls do share it with me. Principles of Verifiable RTL Design [electronic resource] : A Functional Coding Style Supporting Verification Processes in Verilog / by Lionel Bening, Harry Foster
  3. S

    Verilog Function Vs Task

    One major difference in function and task is that function simulates in zero simulation time while task can include delays in simulation. thats why combinational block simulation is done using a function. The sequential circuit should also be capable of handling delays. so task is prefered...
  4. S

    Verilog HDL: Blocking and non-blocking statement

    Refer to the link below. U'll get a good idea when to use blocking and when to use non blocking statements. https://www.sutherland-hdl.com/papers/1996-CUG-presentation_nonblocking_assigns.pdf
  5. S

    what is hot-topic in digital design now?

    One of the hottest technology today is mixed signal IC Design. Coz as the design becomes bigger and bigger more and more functionality is implemented in analog. So the percetage of analog part on the chip is incrasing day by day. Also as more and more applications are becoming wireless RF...
  6. S

    How can we decrease clock skew?

    Re: clock-skew Clock skew is of both positive and negative. It helps in designs when we have problems with set up and hold time violations. Positive skew helps in reducing set up time while negative skew helps in reducing the hold time violations. But it has to be used effectively using...
  7. S

    will low power design still be a requirement

    Yes the above said points are valid. What ever be the technology advancement, but still energy consumed counts. The more the energy consumed the more cost it is. So to reduce the cost of maintenance of the devices we still need to opt for low power design.
  8. S

    procedure to use on chip memory in VIRTEX II

    hi every body! I want to know how to use the memory present in the virtex II fpga. How to feed it with data after the fpga has been configured? pls help me.
  9. S

    VLSI job opening in Noida

    Re: VLSI job in Noida hi 111111, please go through my profile. pls forward if it is suitable

Part and Inventory Search