Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. P

    How to generate a clock using a 1Hz clock in Verilog?

    Re: CLOCK GENERATION you can get it in google. or try in search engines. I know the paper which will provide you complete details regarding clock dividers and pll "clock divider made easy" topic search in google and you will get the link for download
  2. P

    Interview question about a FIFO depth

    Re: fifo depth question no need of fifo, but if u want to support for worst case scenario also then it should be 25
  3. P

    What are the advantages of AHB over AXI bus protocol ?

    Re: AHB V AXI Hi Carrot, I think split-retry transfers are there to increase or maximise the utilisation of bus bandwidth efficiently. Is there any other advantages P
  4. P

    What are the advantages of AHB over AXI bus protocol ?

    Hi Guys, Could you please tell me what are the advantages of AHB over AXI bus protocol and viceversa
  5. P

    10bit LFSR design - request for resources

    10bit LFSR design Hi , I need to design a random number generator for my project. Please anybody share the any code regarding this 10bit LFSR. Thanks, PSS
  6. P


    Hi, Thank you for your reply.Presentely we are working on modelsim 6.2 version. will it suitable for verification. Regards, Pradeep
  7. P


    developing verification environment in verilog Hi, I have to develop a system verilog verification environment for my project. could u plz help me out in this regards,and also provide some tool knowledge and reffer some website form which i can download some materials. regards, Pradeep
  8. P

    What are the functions of PRF64?

    Hi guys, Can anybody tell me about PRF64 function. I know that we are using this to generate psuedo random numbers. Please put more information regrding this....... Regards, PPPPPP
  9. P

    FIFO depth calculation

    fifo question 80/100 8/10 Hi, One of the most common questions in interviews is how to calculate the depth of a FIFO. Fifo is used as buffering element or queueing element in the system, which is by common sense is required only when you slow at reading than the write operation. So size of...
  10. P

    Assigning value to a inout bit

    Hi, How to assign value to a inout bit in a test bench. I want to assign a value to a inout bit of design in testbench at perticular time. Could you please tell me the ways...... Regards, P
  11. P


    Hi, How to calculate the depth of synchronous fifo. In where we should use it?
  12. P

    How to design a counter by deriving clock?

    hi, if our design works on some X MHz. then how to design a counter by deriving that clock?
  13. P

    regarding cycle based symulators and event based symulators

    Re: regarding cycle based symulators and event based symulat hi malligaru, cycle based simulators are usefule for synchronous designs where operations happen only at active clock edges works on cycle by cycle basis.timing information between two clock edges is lost. significant performance...
  14. P

    Looking for information about multicycle path

    can anybody tell more regarding multicycle path?
  15. P

    How to know that our setup and hold time are violated?

    how can we come to know that our setup time or hold time violated???
  16. P

    Looking for references about signature analysis

    Re: signatur analyse signature analysis is a way of testing your design. In this you have to give psuedo random sequence of 1's and 0's to your design and notedown the output bits. this is chips signature. when you are giving the second time same sequence it should give the same output. if its...
  17. P

    setup and hold in multiple clocks

    its not so clear from figure cud u explain bit clearly???????
  18. P

    Fixing Setup & Hold Violations

    fix hold time violation whhen setup time time violates your design works with lesser frequency but when you hold time violates your design doesnt work at all.thats why hold time fixing is critical. You can fix setup time time by adding some dalay by adding register or you can adjust the verilog...
  19. P

    Resources for ASIC Design beginner

    Re: ASIC Design beginner ckh attachment
  20. P

    discrete fourier transform basics

    fft dft tutorial kh attachement

Part and Inventory Search