Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. D

    Difference between if and iff in system verilog

    I know that iff is used to disable assertions based on certain conditions and also used in cover-points to disable them. But why not use if instead of using iff?

Part and Inventory Search