Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I can see the transistors layouts when designing the layout of a transistor level design. But at the top-level layout design, when i come to connect the designed layouts, i only see empty boxes.
Please, can you tell me how can i view the layout contents of the instances instead of empty...