Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. H

    Anybody has any link on serdes IOBIST?

    serdes IOBIST Anybody has any link on serdes IOBIST? Thanks!
  2. H

    DFt interview questions. Min pattern number needed.

    I was asked for two DFT questions recently. Can anybody help to answer? 1. for path-delay pattern, what is the min pattern number needed? 2. For mbist , what is the min pattern needed? 0/1; &|a/5
  3. H

    can fork/join be nested in systemverilog

    Can fork/join be nested in systemverilog? For example, I have fork fork test1; timer1; join any fork test2; timer2; join any join Is it legal? Also , what is the lastest systemlog version? Is it 3.1a? Any link to the latest one?
  4. H

    VERIFY ASYNC fifo in verilog - scoreboard implementation

    VERIFY ASYNC fifo I am trying to write a testbench & testcase in systemverilog to verify an async FIFO. Could anybody provide some sample code? How do I test the scenario of writing and reading simutnously? How can i implement or call the scoreboard? Thanks! kitty

Part and Inventory Search

Top