Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. K

    problem with simulation in Modelsim in UNIX environment

    when i simulate the ROM module the following error is coming. pls help me regarding this Exited with exit code 12. this refers to problem during load or elobaration vsim rom.v # ** Error: (vsim-19) Failed to access library 'rom' at "rom". # No such file or directory. (errno = ENOENT) #...
  2. K

    BIP(Bit Interleaved Parity)- VHDL Code

    bit interleaved parity-8 Hello all, I want to implement BIP-8 for SONET/SDH( Bit Interleaved Parity) for FPGA. Anybody is having VHDL code, please inform. with regards, rajendra

Part and Inventory Search

Top