Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. V

    clock frequency is 50MHz+/-50ppm?

    Friends check this link for PPM to Hz and vice - versa conversion: https://www.jittertime.com/resources/ppmcalc.shtml
  2. V

    VCS Tool Prelated query

    VCS Tool related query Hi Friends, I have very silly problem. I am running some testcases in VCS. Some testcases are giving different results in GUI mode and Batch mode. I want to know if such things do happen in VCS or am I doing some mistake. Please help me in this regard...
  3. V

    How to connect Verliog testbench toa VHDL RTL.

    Hi Friends, Can anyone help me to understand how to connect Verilog TestBench to a VHDL RTL. It would be great if you can help me with a example. Thanks, - Veeresh
  4. V

    what is time scale in veilog, defines and why it is used for

    @ kappajacko : Thanks, too good explanation. :-)

Part and Inventory Search