Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. gafsos

    ADC Need To Understand Some Features

    Hello; I'm new be in Analog Design, Can You please me Give me more details to understand some ADC features: ADC conversion rate 1 MHz 12-bit resolution Up to 26 multiplexed channels Big Thanks
  2. gafsos

    What is the difference betwwen current sensing and voltage sensing?

    Re: sensing What is the difference betwwen current sensing and voltage sensing ?? [CMOS] is there a documentation if possible, scheme??
  3. gafsos

    Between latches and flip-flops

    hello, what is the difference between latches and flip-flops ? Thanks
  4. gafsos

    Floating node identification method==> hsim method

    thanks How ? Which option to use; can you please developp ur answer
  5. gafsos

    Floating node identification method==> hsim method

    Any help...; plz it's urgent Big Thanks
  6. gafsos

    Problim with a Design Kit

    A Design Kit can be defined as a unified and packaged set of data / libraries. It allows to perform all the steps of the ur design flow. This DK provides a set of tools, integrated in Cadence Opus framework,
  7. gafsos

    Drain diffusion area is area of the drain diode?

    NO; it's wrong Source and drain areas are defined by diffusing areas on either side of the gate polysilicon. g@fsos
  8. gafsos

    Hsim 2.0 error (27): File too large

    Re: Question about hsim? Check yours Models....may be that cause hsim exiting. if you are using verilog A models check thats are compatible with HSIM version, g@fsos
  9. gafsos

    Hsim 2.0 error (27): File too large

    Re: Question about hsim? the disc qouta is small. +1 g@gsos
  10. gafsos

    Explain to me what is the functionality of this circuit!

    Re: Functionality Anny comments ? :cry::cry:
  11. gafsos

    Explain to me what is the functionality of this circuit!

    Functionality Can u plz explain to me what is the functionality of this circuit ?
  12. gafsos

    problem about SA and SB parameter in bsim4

    Hello, Threshold voltage and mobility are affected by the well proximity effect and STI stress, their new equations include new instance parameters: SCA, SCB and SCC considering distances of devices to well edges, which can be extracted when post layout simulation, but theses effects are...
  13. gafsos

    Question on PSRR Measurement

    .EXTRACT AC LABEL = PSRR_min FILE=PSRR.aex MAX(Vdb(VBG)) .EXTRACT AC LABEL = PSRR_dc FILE=PSRR.aex yval(Vdb(VBG),1) .EXTRACT AC LABEL = PSRR_min_freq FILE=PSRR.aex XMAX(Vdb(VBG))
  14. gafsos

    How to properly measure PSRR for bandgap?

    Re: PSRR for bandgap .EXTRACT AC LABEL = PSRR_min FILE=PSRR.aex MAX(Vdb(VBG)) .EXTRACT AC LABEL = PSRR_dc FILE=PSRR.aex yval(Vdb(VBG),1) .EXTRACT AC LABEL = PSRR_min_freq FILE=PSRR.aex XMAX(Vdb(VBG))
  15. gafsos

    nanosim simulation problem

    Hello, Which command do u use it to run nanosim ?? a+
  16. gafsos

    Error Correcting Codes

    Any papers or book about ECC ?? Plz Help
  17. gafsos

    The Current Sense Circuit Vs Voltage sense

    Plz help
  18. gafsos

    Can Bulk Tie to different potential?

    hello, Generally DeepNwell is used to isolate NMOS from the substrate of other NMOS. For example suppose all the NMOS in a amplifier is kept in PWELL (common substrate ) and that is connectet to gnd. and there is other NMOS whose substrate is connected to other potential not to gnd. In that...
  19. gafsos

    What is the flash memory ?

    Re: flash memory HEllo,

Part and Inventory Search

Top