Search:

Type: Posts; User: sohaee

Search: Search took 0.02 seconds.

  1. Closed: Re: Problem using vpwlf with reference other than GND

    Thank you for answering t4_v.

    It didn't work. I agree that it's strange! Maybe because I'm using an old version. Have you ever used this source with reference other than GND?
  2. Closed: Re: Problem using vpwlf with reference other than GND

    Thank you so much for answering Timof.

    "screenshot.png" shows the file which works without any problem. When I change it as "screenshot1.png" an error is shown saying no such file or directory. I...
  3. Closed: Problem using vpwlf with reference other than GND

    Hi everyone!

    I am using vpwlf as an arbitrary source in cadence. I simulated my circuit using this source without any problem. Then, to consider some parasitics, I added an inductance in series...
  4. Replies
    1
    Views
    1,075

    Closed: Drain to bulk breakdown voltage

    Hi everyone!
    I need to know the Drain to bulk breakdown voltage of CMOS 0.18um technology, but I couldn't find it in the pdk, there is nothing even about junction breakdown of diodes! does anyone...
  5. Replies
    3
    Views
    978

    Closed: Re: Biasing with parallel (series LC) at input

    Ok, as I understood you want the branch to be high impedance @ RF freq you are working at.This series LC has got a zero, so it will act like a notch filter for the resonance freq. it seems the...
  6. Replies
    3
    Views
    978

    Closed: Re: Biasing with parallel (series LC) at input

    The impedance seen will be different this way. for a single C impedance @ f=0 is infinity and decays to zero as freq increases but for an LC it is infinity @ f=0 and f=infinity and zero at the...
  7. Closed: Re: ERROR: unable to allocate memory for transition file slice variable transition in

    Seems I should do this. Thank you so much for answering!
  8. Closed: How to save data from transient simulation on ADE in cadence to use it in matlab?

    Hi everyone!
    I'm trying to run a transient simulation in cadence and plot the output, but after finishing the simulation, I can't plot any node and an error of "unable to allocate memory.." is...
  9. Closed: ERROR: unable to allocate memory for transition file slice variable transition index

    Hi everyone!
    I'm trying to plot the result of a post layout simulation in cadence, but after selecting a node, cadence stops suddenly and this error shows up in terminal:
    ERROR: unable to allocate...
  10. Closed: connecting nodes of common centroid differential pair

    Hi everyone!
    I am trying to layout a common centroid diff pair as below:
    GND D1 S D2 S D1 S D2 S D1 GND D2 S D1 S D2 S D1 S D2 GND
    GND D2 S D1 S D2 S D1 S D2 GND D1 S D2 S D1 S D2 S D1 GND

    but...
  11. Replies
    1
    Views
    785

    [SOLVED]Closed: Re: PWBLK StampErrorFloat LSV check umc130

    I haven't worked with UMC0.13u, and it seems a bit different, but I think you must connect your P-substrate to ground with metal contacts.
    take a look at this:


    ...
  12. Replies
    1
    Views
    781

    [SOLVED]Closed: current capacity of CMOS devices

    Hi everyone!
    I'm thinking if there is a capacity for maximum current allowed to flow through a device of ratio w/l, like the one for metal layers?
    I mean if I have a device which should carry 100...
  13. Replies
    5
    Views
    930

    [SOLVED]Closed: Re: power amplifier line width

    Thank you again for answering and the article! But still, I think, this is the DC current which leads to electromigration, As it is mentioned in the article:
    " However, one must realize that Joule...
  14. Replies
    5
    Views
    930

    [SOLVED]Closed: Re: power amplifier line width

    Thank you so much for answering.
    Is the heat the only consideration we must take? I mean, maybe for heat we should take care of RMS current, but what about Electromigration? I think that depends on...
  15. Replies
    5
    Views
    930

    [SOLVED]Closed: power amplifier line width

    Hi every one!
    I want to layout a PA in CMOS, I know the maximum current density, allowed for the lines, my question is that, should I choose the line width for the DC current or the peak current?
    ...
  16. Closed: [Moved]: differantial antenna input impedance

    Hi every one!

    The input impedance of a single ended antenna is usually assumed to be 50 ohm, I wanna know what is the typical input impedance of a differential antenna? I mean if I want to match...
  17. Replies
    4
    Views
    2,333

    [SOLVED]Closed: Re: Psub _ StampErrorFloat

    So you mean I must connect the Psub out of the well to the gnd?
    I did it, and there is no error anymore!:) Though I had to make it a bit larger; it seems it's critical for the circuit to be...
  18. Replies
    4
    Views
    2,333

    [SOLVED]Closed: Re: Psub _ StampErrorFloat

    thank you so much for answering!:)

    NMOS bulk is connected to ground by metal, but substrate not. the whole circuit is in the DNW and all NMOS transistors bulk is connected to ground. you mean I...
  19. Replies
    4
    Views
    2,333

    [SOLVED]Closed: Psub _ StampErrorFloat

    Hi there!

    I encounter these errors while running LVS in cadence:
    Psub_term_StampErrorFloat
    Psub_StampErrorFloat

    I'm using deep Nwell, and this DNW is surrounded by Nwell. the Nwell is...
Results 1 to 19 of 20