Search:

Type: Posts; User: dpaul

Page 1 of 20 1 2 3 4

Search: Search took 0.03 seconds.

  1. Closed: Re: QMTECH Xilinx FPGA Artix7 Artix-7 Development Board

    Moreover your country could levy import taxes on electronic products (when the amount crosses a certain limit). So check that out.
    (If I buy an FPGA board from Digilent USA and make it ship to...
  2. Closed: Re: QMTECH Xilinx FPGA Artix7 Artix-7 Development Board

    I told that I am 'skeptical'. It is a personal feeling.
    Sorry, I don't have data to speak on advantages and disadvantages.
  3. Closed: Re: QMTECH Xilinx FPGA Artix7 Artix-7 Development Board

    I am skeptical of buying such high end stuff from Aliexpress. I do use aliexpress now and then, but for simple products such as a cover for my smartphone.

    However the seller's feedback is good...
  4. Replies
    2
    Views
    398

    Closed: Re: Clock divider circuit

    Don't know about the first.
    The other one is the form widely used within digital designs.

    Depends on what you are trying to do.
  5. Closed: Re: Is it necessary to set FPGA and ASIC operating frequency to the same amount?

    I would say first do the analysis for ASIC impl. You will get a max clk value, above which you will have clock violations. Keep that fixed for ASIC.

    Use the same clk in your constraints file for...
  6. Replies
    7
    Views
    638

    Closed: Re: Using a BFM in system verification code.

    Did you consult the *_user_manual.pdf that comes with the download?

    You have written the master module, so you need to use the BFM as a slave.

    See the section "3. SPI Slave" @ Page6. Then...
  7. Replies
    7
    Views
    638

    Closed: Re: Using a BFM in system verification code.

    It should be possible to instantiate the BFM in your master testbench. The syswip IP should have some doc on that.
    Years ago I used the syswip axi4lite BFM is my master SV testbench and was...
  8. Replies
    15
    Views
    1,348

    Closed: Re: Data Transfer over long rwisted pair cable

    You might consider BroadR-Reach Ethernet.
    It is transmission of data using Ethernet protocol using twisted pair cable. The physical layer has been modified suitably. The speeds of 10/100/1000 Mbps...
  9. Closed: Re: Xilinx synthesis directives within a VHDL 2008 package definition

    @wesleytaylor, Thanks!. Probably it works only in synthesis. But in my requirement it shouls work in sim & synth.

    @Tricky, It is a little over 24hrs I have posted this issue in the Xilinx forums....
  10. Closed: Re: Xilinx synthesis directives within a VHDL 2008 package definition

    Thanks for your comment. I used pragma instead of synthesis, but still xsim throws errors.




    .
    .
    constant DISK_LB_SIZE : MEMORY := 8 KiB;
    constant...
  11. Closed: Xilinx synthesis directives within a VHDL 2008 package definition

    I am using Xilinx Vivado 2018.3.
    I tried to use the synthesis directives 'synthesis translate_off/on' within a VHDL 2008 package definition.

    The xsim compiler gave me errors for that. Are the...
  12. Replies
    6
    Views
    880

    Closed: Re: SATA SSD connection tx to tx or rx?

    FvM has already mentioned above, I repeat...

    You should only follow what is written in the SATA spec.
    As I know, for the SATA Transceivers used, the TX & RX of the SATA Host is connected to SATA...
  13. Closed: Re: How do i read or write to ram address given in datasheet? using verilog

    As mentioned above, you need to provide the bus info connecting the RAM.
    Then you need to drive those bus signals for READ or WRITE cases.
  14. Closed: Re: Facing some error in Verilog HDL coding of Standard deviation calculation?

    All Verilog constructs should work within a file marked .sv. But the opposite is not true.
  15. Closed: Re: Implementation of a MUX for selecting from 2 different sets of inputs

    Sounds like a stages of MUXes......
    As others have pointed out, a diagram is needed.
  16. Replies
    3
    Views
    350

    Closed: Re: HELP ME the newbie with Verilog Code

    This is a very common university homework and is not difficult.
    Show us what you have attempted to do so far.
    If you are not comfortable with Verilog, then learn it first. This task will exercise...
  17. Replies
    3
    Views
    443

    Closed: Re: Using multilayer AHB-Lite

    Correct.
    There are many types of arbitration schemes that can be employed and each one has its own complexity + merits/demerits.
  18. Replies
    3
    Views
    443

    Closed: Re: Using multilayer AHB-Lite

    In my opinion a multi-layer AHB-Lite is not often employed.
    As I see it, for each layer of AHB-Lite there will be a master. And these masters should also remain connected.
    So why not directly have...
  19. Closed: Re: Shifting control from one module to another iteratively

    I think this thread is somehow related to this post:
    https://www.edaboard.com/showthread.php?386251-SystemVerilog-Input-generation

    Dear OP, I am not sure regarding your understanding of modules,...
  20. Replies
    13
    Views
    863

    Closed: Re: SystemVerilog Input generation

    Dear OP, stop all those verbose and post your TB RTL if your really want to be helped.
  21. Closed: Re: please can somebody help me, where in cpu to connect the keyboard (FPGA)

    I am giving my comments solely on the basis of the diagrams you have posting, without understanding the functionality.
    I think the correct one is in post #8 pic 1 (so it is a 3:1 MUX again),...
  22. Closed: Re: please can somebody help me, where in cpu to connect the keyboard (FPGA)

    Apologies, I had missed the I2C module.
    So as there are now the keyboard, char_ram, data_mem and i2c so there are 4 data paths going in to the CPU. So use a 4:1 MUX in front of the d_f_mem input.
  23. Replies
    13
    Views
    863

    Closed: Re: SystemVerilog Input generation

    That should also not be difficult.
    For such operations just keep 2 separate always blocks in the testbench, one for incrementing counter data and other for generating error data. Once your counter...
  24. Replies
    8
    Views
    773

    Closed: Re: Transferring data from PS to PL

    If so, then your concepts should now be clear regarding data transfer....
    What I would like to do now is to send the data from the PS to the FPGA (PL, programmable logic). I have checked on internet...
  25. Replies
    13
    Views
    863

    Closed: Re: SystemVerilog Input generation

    You should keep in mind what others have suggested.


    You can have something like...
    process for 256 bits up-counter in TB --> DUT --> process for checking the DUT output/s

    What is your exact...
Results 1 to 25 of 500
Page 1 of 20 1 2 3 4