Type: Posts; User: Anomis

Search: Search took 0.00 seconds.

  1. Closed: Re: can i connect 2 rf amplifiers to get higher amplification?

    you can but your signal at output finally s always small hence it never reaches the requirement of the subsequent stages
    If you wanna make it larger you have to make sure that your second stage has...
  2. Replies

    Closed: Re: A Biasing problem in LNA circuit

    Yeah, all terminals are shorted together for Mosfet capacitors, that is weird to what i have seen so far. Can i remove the R0 here ?

    - - - Updated - - -

    For 1) because I connect the power...
  3. Replies

    Closed: A Biasing problem in LNA circuit

    Hi all circuit designers,
    I have 2 questions reagarding biasing a LNA, as shown in the capture below:
    1/ For what i ve known so far, the R0 resistor is employed as a large enough value ...
  4. Replies

    Closed: Re: Coupler or Combiner?

    you are possible using a quadrature hybrid coupler (a type of directional coupler) as a combiner at the cost of 3 dB attenuation at branches 2 and 3/ output at 1 port and isolation matched load at...
  5. Replies

    Closed: Re: I/Q baseband Modulator Demodulator

    this technique is quite popularly used in bandpass modulation in Digital communication, you need to take a look at "Digital Communication book" (maybe chapter 4) from Prof. SKLAR first, then go...
  6. Closed: Re: Problem of impedance matching of Gilbert cell mixer

    I think you had better show your input impedance to examine whether or not your process is possible of doing input matching.
    Because any BJT has a rpi in parallel with Ccb hence we are possibly...
  7. Closed: Re: Why an input inductor required in all GPS LNA?

    I bet you r a little bit new to LNA design, a simplest answer regarding this stuff is to reduce significantly overall NF of this amplifier, because NF = 1 + gmRs*y*(w0/wt)^2, and Rs (= 50) s chosen...
  8. Closed: Re: Which transistor need to be chosen for designing KU-Band LNA Design high gain, lo

    + how many gain you wanna achieve for your sys ?
    + NF ?
    + How about your IIP3, P1dB ?
    If you can list out the above bullet points, it s easy to specify process n propose a suitable structure/ ...
  9. Closed: Re: How to include RF Transistor Vendor Kit in Advanced Designed Design(ADS)

    you are able to follow the guideline below to get your KIT imported
    Have fun!!
  10. Closed: Re: How to plot Pout @1 dB compression point versus frequencies

    Here is same topic that s already discussed before, let take a look
    But personally, to the simplest solution, you can record P1dB @ each RF freq and then use whatever tools like matlab or excel to...
  11. Closed: Re: How is the maximum inductor value in a technology process is determined

    Here are some typical values of inductors as well as Q and peak freq in 65nm PDK, Let take a look at it to get more insight of real world process. In essence, the foudary does not recommend us to...
  12. Closed: Re: Where Can I buy Transformer Core Ferrites for Frequencies ABOVE 200 MHz ?

    i bet there are tons of companies over the world selling your devices, for ex: here is the link
    here also provides you...
  13. Closed: A measurement issue in Signal generator and Spectrum Analyzer

    Hi all,
    I need a help for this stuff:
    I set 10 dBm for output signal @ 2.5 GHz by Signal generator (Agilent E4438C), however my spectrum analyzer shows up the level of above 15 dBm. I...
  14. Closed: Re: [CIRCULATOR] What are main factors affecting to isolation of a Circulator?

    Hi FvM, thanks for your clueless
    Regardings PCB board, I designed all routes of 50 Ohm Microstripline to mitigate reflection back
    However, Isolation from board to board always changes in the range...
  15. Closed: [CIRCULATOR] What are main factors affecting to isolation of a Circulator?

    Hi all,
    I am studying some stuff related to wideband Circulator device in range of 2.3 to 2.5 GHz
    and the question is how can i control isolation route (magnitude and phase) ? for example from...
  16. Replies

    Closed: Re: Parasitic capacitor extraction: huge value

    Hi timof, this is about pre-layout simulation, even though my performance at 2.4 GHz looks good but the parasitics extracted by model here make me confused,
    I don't know what the problem is, in my...
  17. Replies

    Closed: Re: Parasitic capacitor extraction: huge value

    Hi sutapanaki,
    However, my question is : with such huge value, there could be a problem in RF design ?, it will short G n S together, for example, Zgs ~ 0 Ohm @2.4 GHz
    Does it make sense? or i...
  18. Replies

    Closed: Parasitic capacitor extraction: huge value

    Hi everybody,
    I am playing with 65nm samsung process and do explore some parasitics components in the straightforward testbench below:
    But the extracted cgsl(overlap capacitance between gate and...
  19. [SOLVED]Closed: Re: CMOS device characterization of Vth [Ref: CMOS Analog Circuit Design - Holberg]

    Hi rmanalo,
    I suppose that your predicted VT0 is handled well with linear regression model and your calculating step is correct. However, take notice that there is always a tolerance between...
  20. Replies

    Closed: 3phase bldc hall sensor problem

    Hello my friends,
    I am trying to drive a 350 watt,3phase, BLDC motor (DGW07-20j model) with stm32 micro controller. But I have problem with hall sensors because their outputs are not similar to the...
Results 1 to 20 of 21