Search:

Type: Posts; User: FvM

Page 1 of 20 1 2 3 4

Search: Search took 0.72 seconds.

  1. Closed: Re: Will the TVS diode protect the DC line from AC power?

    Presume you have read the SMBJ5 datasheet, particularly about limiting voltage. Presumed you have a current limiting element that can withstand 230V AC (not so simple actually), you will still face a...
  2. Closed: Re: Which transformers can pass approvals testing rergarding isolation voltage testin

    It's necessary to design the transformer with sufficient clearance in this place. By the way, what's the safety specification (overvoltage category, basic or reinforced isolation?
  3. Closed: Re: Which transformers can pass approvals testing rergarding isolation voltage testin

    Did you design the transformer yourself? What's the clearance between primary windings and secondary terminals? If it's actually an isolation failure of TIW, I suspect a handling problem.
  4. Closed: Re: Output of Nand Sequential based Phase-Frequency Detector

    You didn't report the transistor technology.

    I presume you can see how the intermediate level is achieved if you look at all voltage. I guess it's a result that will be never observed in a real...
  5. Closed: Re: question about Friis equation with very large antenna gain

    Friis equation is valid for far field. Most likely you are still in the near field range if your example achieves positive power gain. Or the assumed antenna parameters are simply unrealistic.

    How...
  6. Closed: Re: How two nodes are communicating in CAN bus protocol?

    Post #1 describes the basic CAN operation correctly.
  7. Replies
    21
    Views
    3,993

    Closed: Re: Magnetic flux conduit for flux concentration?

    Patience! People are taking part in the forum discussion in their free time and have usually other jobs to do.

    Thanks for visualizing your suggested eddy current pattern. Unfortunately I'm...
  8. Replies
    9
    Views
    458

    Closed: Re: Loadpull for Differential PA

    A wire between the differential output nodes is usually understood as short. Review the post #1 schematic.
  9. Replies
    1
    Views
    112

    Closed: Re: PCB type for thermal conductance

    Read about metal cladded PCB.
  10. Closed: Re: Protecting the inputs of HV7802 current monitor from damage due to inrush current

    Why? It's not suggested in the datasheet and doesn't seem to make sense. Ra is the gain setting resistor, and typically much smaller than the discussed Rp value.

    Having nominally zero bias with nA...
  11. Replies
    1
    Views
    187

    Closed: Re: Rigid flex Cross section OrCAD PCB Designer

    I have designed several combined flex/rigid PCB, but your stack up drawing doesn't yet make sense to me. Usually the layers of the flex part (polyimide substrate, copper, coverlay in case of single...
  12. Replies
    7
    Views
    204

    Closed: Re: Buffer Circuit Question

    What's the resistor tolerance?
  13. Replies
    4
    Views
    251

    Closed: Re: Voltage to frequency conversion using VFC32

    50 pF doesn't fit your formula. It get > 200 pF.

    Did you check the integrator and pulse output waveforms? How do you measure frequency?
  14. Replies
    7
    Views
    204

    Closed: Re: Buffer Circuit Question

    A few mV is well in the range of expectable MCP6002 offset voltage. When you say the error changes with input voltage, how do you measure it? DC or AC voltage?
  15. Replies
    21
    Views
    3,993

    Closed: Re: Magnetic flux conduit for flux concentration?

    Instead of lengthy explanations, can you simply sketch which form of eddy currents you expect?

    I presume you agree that there must be eddy currents at the metal surface if a field is passing along...
  16. Replies
    11
    Views
    425

    Closed: Re: Photocoupler Saturation?

    If you read the datasheet of the used opto coupler, you realize that the shown recovery delay is in the expectable range. The fast attack time is in contrast suprizing, but it's only achieved by...
  17. Closed: Re: Simple question on Transresistance Amplifier circuit

    The typical case where you apply bias is for increasing the photo diode speed (reduced junction capacitance with reverse bias voltage). Linearity will be typically worse, also you' ll face increased...
  18. Replies
    14
    Views
    559

    Closed: Re: Microstrip line and ground on same layer

    Saturn PCB is exclusive by calculating an increased impedance with additional coplanar ground. Other professional tools like Polar Instruments Si6000 don't.

    I prefer not to believe the results.
    ...
  19. Replies
    8
    Views
    489

    Closed: Re: Implemetation of ADC

    It's not possible without an analog function. Verilog is only describing digital signals.

    I have seen the FPGA development boards that implemented a simple first order sigma-delta ADC by utilizing...
  20. Closed: Re: What is the vhdl equivalent of "initial begin" to initialize a ROM.

    The code only defines the ROM content. It's translated to a *.hex file by the FPGA synthesis tool and linked to the bit file. Hardware to load the bitfile into the RAM is already present in the FPGA,...
  21. Replies
    5
    Views
    607

    Closed: Re: Instrumentation AMP Virtual short.

    Agree with your explanation. But it doesn't apply to instrumentation amplifier like AD8421. It has no external feedback.
  22. Replies
    25
    Views
    1,038

    Closed: Re: 12 Bit ADC with interfacing SPI in STM32

    No useful SPI timing generated. Using timer interrupt to trigger the conversion is o.k., but the relation of CS and SPI_Receive isn't right.

    Presently you toggle CS at 20 kHz and also set the...
  23. Replies
    5
    Views
    607

    Closed: Re: Instrumentation AMP Virtual short.

    No, instrumentation amplifier works different than basic OP. No "virtual short" involved. The sketched schematic has no relation to instrumentation amplifiers.
  24. Closed: Re: What is the vhdl equivalent of "initial begin" to initialize a ROM.

    It's surely possible to design a RAM that is loaded by the FPGA fabric at run time. However the ROM initialisation examples discussed in this thread don't involve write logic. Instead they infer a...
  25. Closed: Re: What is the vhdl equivalent of "initial begin" to initialize a ROM.

    There are many possible reasons why you may want to describe the ROM content in HDL, e.g. use the language features to calculate a lookup table as in my previous snippet. Or using module parameters...
Results 1 to 25 of 500
Page 1 of 20 1 2 3 4