Search:

Type: Posts; User: dumbfrog

Page 1 of 8 1 2 3 4

Search: Search took 0.01 seconds.

  1. Replies
    0
    Views
    1,366

    Closed: Looking for software interns

    Looking for few software interns for a startup company in the US to develop IPHONE apps.
    This is a non-paid position, but you have the chance to learn IPHONE SDK programming and use our tools.
    ...
  2. Closed: pspice 9.1 student version

    http://www.electronics-lab.com/downloads/schematic/013/

    Download this one and try it out again
  3. Replies
    6
    Views
    1,200

    Closed: how sensitive can comparator be?

    Is that for A/D converters?

    John and Martin's Analog IC Design
    Baker's Mixed Signal IC Design
  4. Closed: linear regulator stability

    put few cerimic caps (1ua and 0.1u) at the output of your smps. Lower the overall ESR will give you smaller ripple.
  5. Replies
    8
    Views
    1,408

    Closed: voltage reference problem

    interesting paper....
    (if I replaced those two mosfets with BJT....looks like the latchup circuit)

    sounds like unstable?!
  6. Replies
    3
    Views
    1,823

    Closed: supply-independent biasing circuit

    Try to simulate an inverter to check your system setup.

    I have designed something like that before and it should work.

    Draw it, simulate it....done
  7. Replies
    2
    Views
    1,075

    Closed: Mixed signal design issue

    power by the same smps and sepearte the voltage by a bead + decoupling caps.
  8. Replies
    7
    Views
    6,666

    Closed: Maximum voltage in a breadboad?

    The limit is current.
  9. Closed: can someone list the reason influences dc-dc voltage ripple

    ESR of the output caps, input/output voltage, L, and switching frequency

    Vripple = {[(Vin-Vout)/(L*Freq)]*(Vin/Vout)}*ESR
  10. Closed: how to test the dc/dc converter's load regulation???

    Just have few minutes.......done
    Here is ya answer, attached
  11. Replies
    3
    Views
    1,123

    Closed: Power supply transient response

    TI's datasheet should have equations or app notes to teach you how to use TI's switcher

    Do you know your load transient?
    Maybe your load transient (delta current) is very small.
  12. Replies
    3
    Views
    1,528

    Closed: MBA AFTER ENGGINEERING

    Useful if only you can get into any top 10 MBA school
  13. Closed: which will be the next killer application/product

    Anything that consumes "Zero" or "No Power"
  14. Replies
    24
    Views
    5,111

    Closed: China? Not a chance

    Do you know what is percentage of engineers are chinese in silicon valley?
  15. Closed: Why Engineers earn less salary compare to Sales n Marketing

    dealing with people always make more money than dealing with machines (hardware/software)
  16. Closed: Why do we use DC-DC converter for power supplies in Mobiles

    most are boost circuits, boosts 1.2V to 3.3V etc
    LDO can't do that (limited by LDO's vdd). If you have Vdd=1.2V, u can't convert it to 3.3V using a LDO.

    DC-DC will generate more noise but more...
  17. Replies
    2
    Views
    2,828

    Closed: How to measure Rds(on) Power NMOs?

    Define your gate voltage first (Vgs will affect Rdson)
    Force a current source (Drain side and Source is the ground) and measure the voltage and calculate V/I=R
    OR fource a voltage source and...
  18. Closed: How to judge a ring osc osillate or not?I mean by simulation

    Just make the gain >10 (ideal situation is >1, but the process might kick you into gain =0.1)

    Razavi (Analog IC book and PLL book) has a good chapter on vco


    PS: gamma1, 4 stage differential...
  19. Replies
    13
    Views
    1,877

    Closed: Can I use such simple reference???

    Poly resistor is your #1 choice
    If u still like your original design, I think two npn will perform better (process variation and vt matching) than pnp and npn
  20. Replies
    14
    Views
    26,666

    Closed: 12v to 40v

    If signal => design a level shifter
    If power => dc to dc converter (boost)
  21. Replies
    3
    Views
    1,448

    Closed: About LVDS Driver Input

    read and understand the lvds spec b4 you start to design or simulate anything. i haven't touch it for few years, but i still remember the vcm is 1.2V and +/- 200mV in differential.
  22. Replies
    10
    Views
    2,193

    Closed: Serializer

    There are good tutorials on lvds and serializer app notes on national's website.
  23. Replies
    7
    Views
    2,215

    Closed: bandgap design

    For 3.3V device, the rule of thumb is 0.3V for vdsat and make sure vds>vdsat in all corners.

    Just make your bipolar BIG.
  24. Closed: INL,DNL measurement

    Check out this book
    CMOS Circuit Design, Layout, and Simulation
    There are examples in the DA/AD chapter
  25. Replies
    9
    Views
    7,999

    Closed: duty cycle

    duty cycle - using a scope (there should be a duty cycle function) , Ton/(Ton+Toff)

    use a voltage divider
Results 1 to 25 of 178
Page 1 of 8 1 2 3 4