Search:

Type: Posts; User: orso135

Search: Search took 0.02 seconds.

  1. Replies
    1
    Views
    340

    Closed: USB multiplexer via FPGA

    I have 2 USB devices that I would like to multiplex, that is according to the state of a selector S I would like to connect either USBdev_A or USBdev_B to a USB_PC. Obviously, GND is connected...
  2. Closed: Re: [moved] Time-code decoder - SMPTE - BiPhase Mark - clock recovery - full design

    Thank you very much for all your suggestions. I really appreciate your help!
    So far I’m employing as source a dedicated time code generator, so I hope I should not be concerned too much about...
  3. Closed: Re: [moved] Time-code decoder - SMPTE - BiPhase Mark - clock recovery - full design

    Thank std_match for your suggestion!
    This is a quick sketch of the ASM and datapath of the new decoder made using your help.
    Everything that is done before incrementing the counter CNT serves as...
  4. Closed: Re: [moved] Time-code decoder - SMPTE - BiPhase Mark - clock recovery - full design

    Thank you very much for your help! :smile: and sorry for posting in the wrong section.
    I have no practical experience in reconstructing a signal after performing sampling, do you have suggestion in...
  5. Closed: [moved] Time-code decoder - SMPTE - BiPhase Mark - clock recovery - full design

    Hello! :-)
    I am a just-graduated engineer and right now I am doing an internship in Japan. My task is to develop a SMPTE time code decoder on a FPGA ALTERA DE0 TERASIC and display the time-code on...
Results 1 to 5 of 5