Search:

Type: Posts; User: ads-ee

Page 1 of 20 1 2 3 4

Search: Search took 0.11 seconds.

  1. Closed: Re: Verilog code for 8 bit register with read/write

    I figured the OP meant they wanted to connect an 8-bit register to an AXI slave interface, but doesn't understand how to do that.

    i.e. AXI master ==> AXI slave ==> 8-bit register

    A quick search...
  2. Closed: Re: $urandom for error insertion in Systemverilog

    I'm not sure what you are expecting, but the for loop is going to cycle through all 10 iterations in 0 ns.

    The entire structure of this testbench doesn't make a lot of sense to me and is more...
  3. Replies
    1
    Views
    114

    [SOLVED]Closed: Re: Comparator gives wrong Output

    Since the question wants you to compare values for greater than the inputs x and y should not be single bits but should instead be a vector, so they can be more than just 1'b1 and 1'b0.

    If they...
  4. Closed: Re: $urandom for error insertion in Systemverilog

    Can't help you if I don't see the code.
  5. Replies
    4
    Views
    138

    Closed: Re: damaged remote control

    Your first post is from 8/16 (Today) at 6:58 AM, and says you have the remote fall into a pot of tea last night.
    Subsequently a user suggests putting it in rice for a 1 or 2 days.
    And you reply I...
  6. Replies
    3
    Views
    110

    Closed: Re: verilog code using vivado

    Something tells that they are using the input pulse signal as a clock and didn't define anything for it. Based on the name alone sig_in and the names of the registers being clocked.
  7. Closed: Re: $urandom for error insertion in Systemverilog

    Only the last one because Verilog/Systemverilog loops are unrolled at compile time. They represent multiple instances of whatever is in the loop and not sequential operations.

    You also have a typo...
  8. Replies
    2
    Views
    94

    Closed: Re: Reset problem in ds pic33ep512mu810

    That's probably the line where they check the reset input but didn't debounce the signal properly, so the program calls fCrashAndBurn() instead of fGrindingSmoke.
  9. Replies
    2
    Views
    159

    Closed: Re: dspic30f2010 Used Sinewave Inverter

    You are missing the point of how this forum works.

    1) you can get help with understanding the theory of something
    2) you can get help fixing problems with your code or code you got from somewhere...
  10. Replies
    3
    Views
    261

    Closed: Re: Error in subtraction with 2's comp method

    To perform subtraction in 2's complement the subtrahend of -4 is in binary:
    100
    011 - invert
    100 - +1 (hmm result is -4)
    011 - minuend
    111 - add 2s comp subtrahend and minuend (no carry)

    The...
  11. Closed: Re: Strategy for a multi signal generator using a MAX10

    You perform verification of the design before you build a physical version of it. What you are doing is testing unverified code on hardware.

    If you were going to build an ASIC from Verilog like...
  12. Replies
    10
    Views
    337

    [SOLVED]Closed: Re: Modelsim clock signal

    I had considered pointing this out, but at least they are trying to simulate something, most posters don't even do this much simulation. Instead they immediately go to synthesis and implementation...
  13. Closed: Re: Verilog code for 8 bit register with read/write

    If you are using Vivado there is an example slave design for AXI that you can have the tools generate.

    You can also download any of the AMBA spec free after signing up on the ARM website.
  14. Replies
    10
    Views
    337

    [SOLVED]Closed: Re: Modelsim clock signal

    Don't know. I would still just type the commands in, the syntax is straight forward and easy to learn. Besides you can put them in a file and just run the from the command line without having to...
  15. Replies
    10
    Views
    337

    [SOLVED]Closed: Re: Modelsim clock signal

    Because it doesn't force a signal onto a object. I'm not even sure what that command does as the version of Modelsim I use 10.5 doesn't even have that menu item.

    You should learn the modelsim...
  16. Replies
    10
    Views
    337

    [SOLVED]Closed: Re: Modelsim clock signal

    force clk_name 0,1 5 ns -r 10 ns

    0: time 0 value
    1: value applied at 5ns
    -r or -repeat: to repeat at some interval
    10 ns the repeat interval

    this generates a 100 MHz clock you can change the...
  17. Replies
    19
    Views
    494

    Closed: Re: Error in Parity bits of Hamming Code

    First of all your statement "The very first link that you provided, calls data+parity the syndrome" is incorrect the linked text reads as follows

    That is the computed syndrome is the parity...
  18. Replies
    23
    Views
    634

    [SOLVED]Closed: Re: Failing to program ALTERA Max 7000A

    Usually it requires reading the standard, occasionally you might find a tutorial that describes the highlights of the standard. JTAG isn't that hard of a standard to understand, though I've forgotten...
  19. Replies
    23
    Views
    634

    [SOLVED]Closed: Re: Failing to program ALTERA Max 7000A

    The six 1s on TMS will force a JTAG TAP FSM to the reset state from anywhere in the TAP FSM. It's why TRST is optional.

    From power on reset a device is supposed to output it's ID when initially...
  20. Closed: Re: Strategy for a multi signal generator using a MAX10

    This is the wrong way to "fix" the wires vs regs. It will result in warnings in a language compliant simulator as reg is not the same as wire even in Systemverilog. It seems to me that Quartus is...
  21. Replies
    5
    Views
    325

    Closed: Re: Protocol Design - System Verilog

    Once again an acronym...I have no clue what OCP means. Google reports it stands for...

    Oregon Catholic Press
    Open Compute Project
    Oracle Certified Professional
    ...

    See it's bad to use any...
  22. Replies
    19
    Views
    494

    Closed: Re: Error in Parity bits of Hamming Code

    Why are you discussing bit errors in the syndrome?

    The syndrome is not what has bit errors, the data+parity+overall+parity is what has a bit error that can be corrected by calculating an error...
  23. Closed: Re: Sine PWM calculated with pic, instead of using table

    I'd assume it is short for Hardware PWM

    google also seems to indicate that PICs use that acronym for the Hardware PWM.
  24. Replies
    19
    Views
    494

    Closed: Re: Error in Parity bits of Hamming Code

    std_match, you didn't read back far enough in the thread. The OPs intention is to correct the hamming encoded word so they can transmit it further without having to decode then encode again. Not sure...
  25. Replies
    19
    Views
    494

    Closed: Re: Error in Parity bits of Hamming Code

    I don't follow what you are tyring to say here.

    overall parity correct... may have a doiuble bit error or no error
    overall parity incorrect... overall parity is in error (parity bits are...
Results 1 to 25 of 500
Page 1 of 20 1 2 3 4