Search:

Type: Posts; User: TrickyDicky

Page 1 of 20 1 2 3 4

Search: Search took 0.09 seconds.

  1. Closed: Re: SystemVerilog Assertions into ModelSim

    SVA is usually an additional licence feature you need to pay for.
  2. Replies
    3
    Views
    139

    Closed: Re: How to write in the log file

    $fflush should push any internal buffers to a file. You should be able to keep a file open as it updates (I normally do with notepad++). I am a VHDL user though (its been a while since I did SV).
  3. Replies
    36
    Views
    1,172

    Closed: Re: How to instantiate a submodule in Verilog

    https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/qts/qts_qii51007.pdf
    Page 13-13
  4. Closed: Re: Timing and routing to large number of memory banks

    Getting signals into and out of rams has a timing penalty. If you have large inter-dependent rams the sources of these signals may be a long way from the ram that requires it. You may need extra and...
  5. Replies
    17
    Views
    1,157

    Closed: Re: Advanced VHDL book recommendation

    I would never count 1 process as "dangerous". Just needs a bit more thought if you want outputs based on current state - namely - another process/inline code that creates an output based on the...
  6. Replies
    17
    Views
    1,157

    Closed: Re: Advanced VHDL book recommendation

    Well that makes more sense. Ive always understood that old synthesisors (in the 90s) couldnt deal with combinatorial and sync logic in the same process, hence the need for two processes for...
  7. Replies
    17
    Views
    1,157

    Closed: Re: Advanced VHDL book recommendation

    I get to page three, and see this:



    use ieee.std_logic_arith.all;


    Then section 5.7 and see this:
  8. Closed: Re: looking for Advanced altium tutorial,especially with scrip and fpga

    https://lmgtfy.com/?q=altium%20tutorial&s=g
  9. Closed: Re: VHDL use of 'Z' std logic for bus, or should one use interconnect?

    Use a mux.
  10. Closed: Re: VHDL use of 'Z' std logic for bus, or should one use interconnect?

    Internal tri-states haven't existed inside FPGAs (other than the IO pins) for about 20 years. Any tri-state style code will be converted to muxes in synth tools so it should all still work.

    BUT
    ...
  11. Replies
    17
    Views
    1,157

    Closed: Re: Advanced VHDL book recommendation

    For a start, get a good reference guide. The Doulos ones are the ones Ive always used:
    https://shop.doulos.com/content/products/golden_reference_guides.php#Anchor-Th-61209

    As for text books, Ive...
  12. Closed: Re: Attempting to get a license for feature 'Synthesis' and/or device 'xcvu440'

    Without posting the actual errors there is little we can do to help.
    Do you have a full paid licence for vivado or are you just using the web-pack?
  13. [SOLVED]Closed: Re: Request for clarification: multiplication and hardware multipliers blocks

    Usually, it will infer a DSP block, with surrounding pipeline registers also sucked into the DSP block (or at least it should). It should also be able to infer the carry chain as needed.
    If DSP run...
  14. Replies
    14
    Views
    786

    Closed: Re: Asynchronous reset mechanism

    In your new example, enable and reset have no connection to each other.
    In your example, if reset is high on a clock edge OR the rising edge of a reset, Q is set to 0.
    I also dont understand why...
  15. Replies
    14
    Views
    786

    Closed: Re: Asynchronous reset mechanism

    Because it's a delta race - reset_sync is dropping before the clock.
  16. Replies
    14
    Views
    786

    Closed: Re: Asynchronous reset mechanism

    If it was a dynamic testbench, Id say you have a delta race. Ie. reset_wsync is dropping just before the clock edge, hence it thinks a write has occured (because reset_wsync has actually dropped...
  17. Replies
    14
    Views
    786

    Closed: Re: Asynchronous reset mechanism

    Im guessing that reset_wsync is a synchronised version of the asynchronous reset (given its name - synchronised to the write clock). Im guessing that the comments refer to the behaviour of the inputs.
  18. Closed: Re: vcom-1263 Error with generate and component instantiation

    I dont know the answer to this specifically, because I never use configurations (and Ive never seen them used or needed them).
    Unless you have multiple architectures, they're pretty useless. Even if...
  19. Replies
    2
    Views
    375

    Closed: Re: OpenCL vs VHDL running in FPGA

    Iirc, opencl requires a processor top control the system. Vhdl does not. OpenCL is a higher levelthan vhdl. So while you can probably Get a system up and running faster than vhdl, the vhdl solution...
  20. Closed: Re: How to increase the memory capacity of the IP core fifo_generator in Vivado 2018

    the ram size settings are set in the GUI when you generate the FIFO.
  21. Replies
    3
    Views
    337

    [SOLVED]Closed: Re: for generate with step other than one

    You cant.
    Indexing can be offset using maths
  22. Replies
    6
    Views
    926

    Closed: Re: Unknown xx req signal for NoC coding

    The "req" you show in the waveform is not the one you highlight in the code. Its the req inside the rr_arb_port_to_cpu instance
  23. Replies
    3
    Views
    372

    Closed: Re: FPGA ASIC gate count

    I also assume gate count can vary between technologies so isn't really a valid generic measure either.
  24. Closed: Re: Vivado Taking A Long Time To Run Synthesis & Implementation

    why is init outside the clock condition?> you're forcing the clock into logic, which is probably causing massive timing failures. Either put the init check inside the clock or remove it altogether.
    ...
  25. Closed: Re: Including VHDL libraries to add two signals

    Std_logic_arith and std_logic_unsigned are non-standard VHDL libraries. So I would recommend the use of only numeric_std, which is part of the VHDL standard.
Results 1 to 25 of 500
Page 1 of 20 1 2 3 4