Search:

Type: Posts; User: dpaul

Page 1 of 20 1 2 3 4

Search: Search took 0.03 seconds.

  1. Closed: Re: Xilinx synthesis directives within a VHDL 2008 package definition

    @wesleytaylor, Thanks!. Probably it works only in synthesis. But in my requirement it shouls work in sim & synth.

    @Tricky, It is a little over 24hrs I have posted this issue in the Xilinx forums....
  2. Closed: Re: Xilinx synthesis directives within a VHDL 2008 package definition

    Thanks for your comment. I used pragma instead of synthesis, but still xsim throws errors.




    .
    .
    constant DISK_LB_SIZE : MEMORY := 8 KiB;
    constant...
  3. Closed: Xilinx synthesis directives within a VHDL 2008 package definition

    I am using Xilinx Vivado 2018.3.
    I tried to use the synthesis directives 'synthesis translate_off/on' within a VHDL 2008 package definition.

    The xsim compiler gave me errors for that. Are the...
  4. Replies
    6
    Views
    492

    Closed: Re: SATA SSD connection tx to tx or rx?

    FvM has already mentioned above, I repeat...

    You should only follow what is written in the SATA spec.
    As I know, for the SATA Transceivers used, the TX & RX of the SATA Host is connected to SATA...
  5. Closed: Re: How do i read or write to ram address given in datasheet? using verilog

    As mentioned above, you need to provide the bus info connecting the RAM.
    Then you need to drive those bus signals for READ or WRITE cases.
  6. Closed: Re: Facing some error in Verilog HDL coding of Standard deviation calculation?

    All Verilog constructs should work within a file marked .sv. But the opposite is not true.
  7. Closed: Re: Implementation of a MUX for selecting from 2 different sets of inputs

    Sounds like a stages of MUXes......
    As others have pointed out, a diagram is needed.
  8. Replies
    3
    Views
    301

    Closed: Re: HELP ME the newbie with Verilog Code

    This is a very common university homework and is not difficult.
    Show us what you have attempted to do so far.
    If you are not comfortable with Verilog, then learn it first. This task will exercise...
  9. Replies
    3
    Views
    370

    Closed: Re: Using multilayer AHB-Lite

    Correct.
    There are many types of arbitration schemes that can be employed and each one has its own complexity + merits/demerits.
  10. Replies
    3
    Views
    370

    Closed: Re: Using multilayer AHB-Lite

    In my opinion a multi-layer AHB-Lite is not often employed.
    As I see it, for each layer of AHB-Lite there will be a master. And these masters should also remain connected.
    So why not directly have...
  11. Closed: Re: Shifting control from one module to another iteratively

    I think this thread is somehow related to this post:
    https://www.edaboard.com/showthread.php?386251-SystemVerilog-Input-generation

    Dear OP, I am not sure regarding your understanding of modules,...
  12. Replies
    13
    Views
    774

    Closed: Re: SystemVerilog Input generation

    Dear OP, stop all those verbose and post your TB RTL if your really want to be helped.
  13. Closed: Re: please can somebody help me, where in cpu to connect the keyboard (FPGA)

    I am giving my comments solely on the basis of the diagrams you have posting, without understanding the functionality.
    I think the correct one is in post #8 pic 1 (so it is a 3:1 MUX again),...
  14. Closed: Re: please can somebody help me, where in cpu to connect the keyboard (FPGA)

    Apologies, I had missed the I2C module.
    So as there are now the keyboard, char_ram, data_mem and i2c so there are 4 data paths going in to the CPU. So use a 4:1 MUX in front of the d_f_mem input.
  15. Replies
    13
    Views
    774

    Closed: Re: SystemVerilog Input generation

    That should also not be difficult.
    For such operations just keep 2 separate always blocks in the testbench, one for incrementing counter data and other for generating error data. Once your counter...
  16. Replies
    8
    Views
    672

    Closed: Re: Transferring data from PS to PL

    If so, then your concepts should now be clear regarding data transfer....
    What I would like to do now is to send the data from the PS to the FPGA (PL, programmable logic). I have checked on internet...
  17. Replies
    13
    Views
    774

    Closed: Re: SystemVerilog Input generation

    You should keep in mind what others have suggested.


    You can have something like...
    process for 256 bits up-counter in TB --> DUT --> process for checking the DUT output/s

    What is your exact...
  18. Closed: Re: please can somebody help me, where in cpu to connect the keyboard (FPGA)

    For the data path, yes just use a 3:1 MUX. For the other signals, use as they should be connected. You have two connection diagrams, just merge them and get a combined one, where the connectivity of...
  19. Replies
    6
    Views
    683

    Closed: Re: Verifying Large ASIC

    If I am not wrong this is where FPGA prototyping for ASICs come in. As mentioned by std_match, after the top level TB does what it is intended for, an FPGA prototyping can save a lot of time.
  20. Replies
    7
    Views
    518

    Closed: Re: For doing ECO on netlist

    Well I definitely believe you.
    What change was actually done and how it was done was not discussed. It was just a casual chat, among many other talks, with someone you meet casually in the coffee...
  21. Replies
    7
    Views
    518

    Closed: Re: For doing ECO on netlist

    @not(Sam),

    In 2012 a lead engineer from an ASIC design & verification service providing company told me proudly that they have hand-edited the dft inserted netlist (because bug/s were found by the...
  22. Closed: Re: please can somebody help me, where in cpu to connect the keyboard (FPGA)

    The two pics show 2 different implementations.
    The d_f_mem is a multiplexed input from <1> keyboard or char_ram(pic1) or <2> data_mem or eeprom.


    I did not completely understand your question. ...
  23. Replies
    7
    Views
    518

    Closed: Re: For doing ECO on netlist

    I know it is very difficult and is not standard practice. But you have a difficult limitation.
    Maybe you should wait for other members to comment.
  24. Replies
    7
    Views
    518

    Closed: Re: For doing ECO on netlist

    Open the netlist using a text editor and hand-edit it (you should know what you are doing)! :-p
  25. Replies
    8
    Views
    672

    Closed: Re: Transferring data from PS to PL

    see this thread on PS-PL communication - https://forums.xilinx.com/t5/Embedded-Processor-System-Design/PS-PL-communication/td-p/847775

    You might also need:...
Results 1 to 25 of 500
Page 1 of 20 1 2 3 4