Search:

Type: Posts; User: dick_freebird

Page 1 of 20 1 2 3 4

Search: Search took 0.10 seconds.

  1. Replies
    2
    Views
    104

    Closed: Re: IRS25752 IC has no pin 1 marker

    The datasheet indicates to me that you are left to use
    the lot / date code on the top, or the mfr logo on the
    bottom, to orient yourself. See Pg 11.
  2. Closed: Re: Analog 16:1 MUX IC question, 4 vs 1 stage, transmission gate vs nmos

    I have worked on PMOS-only muxes, so a NMOS-only is not
    entirely insane. However you need to approach this from
    the application inward, specifically signal range and supply-set.
    This in itself...
  3. Replies
    2
    Views
    123

    [SOLVED]Closed: Re: AMS simulation of D-FF

    The module has no reset and no special-case initialization code,
    so there will be some problems getting an initial solution.


    Here's code for a well-used veriloga DFF from a CMOS standard
    cell...
  4. Closed: Re: Extracting energy from gyroscope precession

    There are certainly gyroscopes which are motorized to keep
    them spinning (look in any inertial measurement unit prior to
    2000-ish fielding; optical and MEMs "gyros" are late to the
    party).
  5. Closed: Re: What is the conditions for complementary BJTs

    Depends on whether you're talking IC design (run what
    ya brung) or PCB design (shop 'til you drop).

    A complementary bipolar process development would aim
    for things like roughly-equal Vbe@Ic...
  6. Closed: Re: What is the difference between BVDSS and BVDS

    That would be something like BVdb_ but this is often not
    specified separately (especially if the foundry knows that
    lateral punchthrough or hot carrier reliability degradation
    happens well below...
  7. Closed: Re: Verilog-a code to latch analog voltages

    https://designers-guide.org/verilog-ams/index.html
  8. Closed: Re: Cadence Virtuoso - Border sheet locking / move to background

    You could also "take that A3 sheet private", and add a small
    instance/dwg rectangle as a "selection handle" (like maybe
    just around the title block) and then the sheet symbol will
    only be...
  9. Replies
    2
    Views
    495

    Closed: Re: Donors , Acceptors and Traps

    Impurities may or may not be trap sites.

    Dopant is desired to be substituted fully into the lattice
    and then it becomes electrically active (in a good way).
    Semiconductor properties are about...
  10. [SOLVED]Closed: Re: Do The Input And Output Capacitors Effect Efficiency In Switching Regulators

    Input filter capacitor ESR is a big deal in low voltage
    POL buck converters. The capacitor sees current
    equal to IOUT - charging during output switch "off"
    interval and discharging during "on"...
  11. Closed: Re: Help on Ocean scripting: run one analysis and use that results in another

    Can't help you with Ocean but used to do this a lot in
    cdsSpice, never could get the hang of it in bare Spectre
    or Ocean.

    But basically I'd make up a simple data structure (for
    example,...
  12. Closed: Re: Factors deciding Silicon Wafer Thickness

    Thinning (EOL) is needed more than before, for some of
    the low profile packaging that's become popular (not to
    mention 2.5D/3D integration). People are also doing
    extreme thinning to get...
  13. Closed: Re: Installing Cadence , Assura , EXT and MMSIM in Ubuntu

    I think you may only find a choice between various "seams"
    at which stuff falls apart.

    Ubuntu is great for people who don't want to mess with
    graphics setup. RHEL / CentOS didn't give me much...
  14. Closed: Re: Deaign of low ON resistor CMOS transmission gate

    If you care about things like charge injection then you may
    be forced to make D-G, S-G overlap capacitances equal and
    then you're also stuck with equal W and have to adjust the
    NMOS L for ohmic...
  15. Replies
    9
    Views
    488

    Closed: Re: Exact resistance output?

    If the resistance desired is "end to end" and the e-pot likewise
    (that is, not a shunt-to-ground or something like that) you could
    go for a higher bit count e-pot, or you could cascade two very...
  16. Closed: Re: Metal Oxide Semiconductor in strong Inversion

    Before we go any further, how about you quantify:


    "fast" and "slow" sweep time for a C-V measurement
    on normal equipment such as shown


    minority carrier lifetime in bulk regions
  17. Closed: Re: Metal Oxide Semiconductor in strong Inversion

    When you say "at the interface" it appears you assume that
    these are all carriers sitting in bulk silicon, leaning up against
    the wall just smoking a cigarette and pretty much free to do as
    they...
  18. Closed: Re: Metal Oxide Semiconductor in strong Inversion

    I believe you're looking at charge pumping C-V for the
    purpose of quantifying the trap density.

    The "frequency" high or low pertains to the trap lifetime
    (reciprocal). There are all kinds of...
  19. Replies
    5
    Views
    292

    Closed: Re: Switching power supply

    If you want all of those voltages from a single switch
    and single core you will see cross-regulation as an issue
    (one winner, N "also-rans").

    If you are in it for amusement / education, then...
  20. Closed: Re: How is the maximum inductor value in a technology process is determined

    One limit is the series resistance of the spiral, and
    somebody in the foundry design group might pick
    a number from an unspecified orifice and declare
    it a limit.

    If you need Q then you're...
  21. Closed: Re: Unable to plot the waveform while simulation in cadance specctre?

    You can declare a "marching waveform" which will update
    as you go.

    It's been a while but I don't recall needing the simulation
    to finish before plotting; getting partial plots is eomthing
    I...
  22. Replies
    1
    Views
    205

    Closed: Re: LDO Simulation Output Results

    Positive feedback when you wanted negative?

    Looks like you are only passing the dV/dt from supply
    to output and only when FETs are weak. Maybe you
    have something disconnected.

    You know what...
  23. Replies
    5
    Views
    466

    Closed: Re: Decoupling CAP using MOSFET?

    I have never encountered a technology where a
    capacitor-purpose dielectric is made thinner than the
    lowest voltage MOSFET gate. I'd be interested to see
    any examples otherwise.
  24. Closed: Re: Noise effects in a power source in ADS

    I'd tend to doubt that white noise is your biggest
    power supply "aggressor". A thing to characterize,
    sure, why not.

    But if you're after an estimate of in-application
    spectral purity, I...
  25. Closed: Re: How to measure differential signals using an Oscilloscope

    I like to use the "signal of interest" (or one side of the pair)
    for this because the CAL signal on most 'scopes is way lower
    frequency / edge rate than most of what I look at.

    You would of...
Results 1 to 25 of 500
Page 1 of 20 1 2 3 4