Search:

Type: Posts; User: TrickyDicky

Page 1 of 20 1 2 3 4

Search: Search took 0.11 seconds.

  1. Closed: Re: FYP ideas suggestion on FPGA, or FPGA based network processing/network on chip

    Someone kind-of did that already:
    https://gkoberger.github.io/stacksort/
  2. Closed: Re: [moved] VHDL of input capture and output compare

    There are many VHDL tutorials on the web.
  3. Closed: Re: [moved] VHDL of input capture and output compare

    Theres your answer - it is homework. So you should be researching how to write VHDL, not expecting someone to do it for you.
  4. [SOLVED]Closed: Re: VHDL scope vs visibility vs visibility by selection

    VHDL is a procedural language like any other, with scope the same as any other language. Statements are executed in the order they are written. So during the elaboration, everything is elaborated in...
  5. [SOLVED]Closed: Re: VHDL scope vs visibility vs visibility by selection

    With VHDL 2008, you can use external names. But you can only see inside something thats already in scope. So in your example, you cannot see inside "b_block" from "a_block" because it is declared...
  6. Replies
    7
    Views
    472

    Closed: Re: Inferred VHDL dual port RAM template

    You have to be a little careful with the code, as if it goes too far from the template, inferrence may not work.
  7. Replies
    2
    Views
    253

    Closed: Re: ERROR:HDLParsers:709

    VHDL has no knowledge of Verilog. Hence directly accessing a Verilog module from a vhdl library is illegal because it doesnt exist.
    You need to use a component to give the VHDL compiler knowledge of...
  8. Replies
    3
    Views
    367

    Closed: Re: pcie hard ip altera- latency problem

    I would say there is a problem with your state machine - why cant it cope with a large latency?
  9. [SOLVED]Closed: Re: VHDL: reading text file stops at endfile()

    You have the file open procedure outside of a process. It is hitting the while loop before the file is open.

    Either open the file at the declaration or move the open procedure inside the process...
  10. Replies
    7
    Views
    472

    Closed: Re: Inferred VHDL dual port RAM template

    For xilinx you can do this by making the ram storage a shared variable rather than signal. But this never used to work for write before read in altera. Your only choice was to instantiate an...
  11. Replies
    13
    Views
    606

    Closed: Re: SystemVerilog Input generation

    This is a pretty worthless activity. Why do you need to? Is this a data bus carrying packets? You need to look into constrained random testing.
  12. Replies
    5
    Views
    541

    Closed: Re: Lattice FPGAs and Diamond software

    My main point of comparison was an RapioIO core I had to interface to in both an Altera and Xilinx device with the same code.
    Altera showed nice clean diagrams with all of the packet headers listed...
  13. Replies
    5
    Views
    541

    Closed: Re: Lattice FPGAs and Diamond software

    Since Intel bought altera, they are heading for the server market and focusing only on high-end, moving towards having CPU and FPGA on the same die so they can get high throughput between CPU and...
  14. Closed: Re: SystemVerilog Assertions into ModelSim

    SVA is usually an additional licence feature you need to pay for.
  15. Replies
    4
    Views
    324

    [SOLVED]Closed: Re: How to write in the log file

    $fflush should push any internal buffers to a file. You should be able to keep a file open as it updates (I normally do with notepad++). I am a VHDL user though (its been a while since I did SV).
  16. Replies
    36
    Views
    1,454

    Closed: Re: How to instantiate a submodule in Verilog

    https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/qts/qts_qii51007.pdf
    Page 13-13
  17. Closed: Re: Timing and routing to large number of memory banks

    Getting signals into and out of rams has a timing penalty. If you have large inter-dependent rams the sources of these signals may be a long way from the ram that requires it. You may need extra and...
  18. Replies
    17
    Views
    1,302

    Closed: Re: Advanced VHDL book recommendation

    I would never count 1 process as "dangerous". Just needs a bit more thought if you want outputs based on current state - namely - another process/inline code that creates an output based on the...
  19. Replies
    17
    Views
    1,302

    Closed: Re: Advanced VHDL book recommendation

    Well that makes more sense. Ive always understood that old synthesisors (in the 90s) couldnt deal with combinatorial and sync logic in the same process, hence the need for two processes for...
  20. Replies
    17
    Views
    1,302

    Closed: Re: Advanced VHDL book recommendation

    I get to page three, and see this:



    use ieee.std_logic_arith.all;


    Then section 5.7 and see this:
  21. Closed: Re: looking for Advanced altium tutorial,especially with scrip and fpga

    https://lmgtfy.com/?q=altium%20tutorial&s=g
  22. Closed: Re: VHDL use of 'Z' std logic for bus, or should one use interconnect?

    Use a mux.
  23. Closed: Re: VHDL use of 'Z' std logic for bus, or should one use interconnect?

    Internal tri-states haven't existed inside FPGAs (other than the IO pins) for about 20 years. Any tri-state style code will be converted to muxes in synth tools so it should all still work.

    BUT
    ...
  24. Replies
    17
    Views
    1,302

    Closed: Re: Advanced VHDL book recommendation

    For a start, get a good reference guide. The Doulos ones are the ones Ive always used:
    https://shop.doulos.com/content/products/golden_reference_guides.php#Anchor-Th-61209

    As for text books, Ive...
  25. Closed: Re: Attempting to get a license for feature 'Synthesis' and/or device 'xcvu440'

    Without posting the actual errors there is little we can do to help.
    Do you have a full paid licence for vivado or are you just using the web-pack?
Results 1 to 25 of 500
Page 1 of 20 1 2 3 4