Type: Posts; User: ads-ee

Page 1 of 20 1 2 3 4

Search: Search took 0.06 seconds.

  1. Replies

    Closed: Re: Solve Equations Verilog

    I wonder if the OP wants to create an iterative algorithm to compute the real roots of a polynomial, i.e. enter the polynomial and the design computes the root(s).

    One of the issues they seem to...
  2. Replies

    Closed: Re: fastest multiplication alghorithms

    ...and every stage of that shift and add can be pipelined to run at very high clock frequencies. Depending on how much pipelining is done you will have increased latency for the first output but you...
  3. Replies

    Closed: Re: Verilator width warnings

    Modelsim errors on your code due to issues with using a variable before it's declared.

    Move the assignment to buf_address below the declarations for idx_n, idx_r, and idx_k. A compliant Verilog...
  4. Replies

    Closed: Re: Verilator width warnings

    Verilator doesn't seem to adhere to the Verilog's rules on padding that most Verilog simulators do. You will have to perform all the padding with 0's that are required to ensure the bit widths are...
  5. Replies

    Closed: Re: Assigning a null array in VHDL

    You can't use the mobile site if you want to see any attachments. The forum on the mobile site is text based only.

    Use the full site.
  6. Replies

    Closed: Re: Using a BFM in system verification code.

    It seems to me your problem has to do with not understanding SV interfaces. Maybe reading a tutorial on interfaces will help.
  7. Closed: Re: 12v DC proximity detector for use on truck (2-3 feet range)

    That's what I gather from the OP's first post.

    Besides I work in a location with a crappy parking lot design that has a choke point in the lot that has straight in parking on both sides where if...
  8. Replies

    Closed: Re: readback the firmware Cyclone IV

    Like I mentioned I haven't used Quartus tools in decades, so I wasn't sure that there was a way to read a EPCS in system with the only connection to the EPCS being the FPGA. I was mistaken in...
  9. Closed: Re: 12v DC proximity detector for use on truck (2-3 feet range)


    1) ultrasonic sensor
    2) Arduino + sw
    3) camera

    Sensor catches something getting close to your vehicle, Arduino SW detects this condition and triggers the camera to record, when they...
  10. Closed: Re: 12v DC proximity detector for use on truck (2-3 feet range)

    Ask google/audi/mercedes/bmw/toyota/etc for help. They've spent billions on trying to determine if an object is a ball, cat, dog, human, car, truck, etc. I might be wrong but there is probably no way...
  11. Replies

    Closed: Re: readback the firmware Cyclone IV

    I'm not sure you can use the Intel tools to read the entire EPCS data from device to reprogram another EPCS device or the same device. It's been a long time since I used Altera/Intel but I'm pretty...
  12. Replies

    Closed: Re: readback the firmware Cyclone IV

    How is reprogramming the Cyclone IV FPGA going to fix the board? The Cyclone IV is SRAM based and loses it's configuration when powered off. If the FPGA was damaged then just replace the FPGA. Unless...
  13. Replies

    Closed: Re: Data Transfer over long rwisted pair cable

    Metanoia? I don't think that software solutions company actually makes products.

    Do you mean Motorola, which is now part of Arris?

    You won't find much information on the inner working of any of...
  14. Replies

    Closed: Re: Small Project to solve Big Problem

    Seems to me it would be a lot easier (cheaper/less hassle) to just count (either in your head or out loud). And train yourself to never release until the count expires.

    I have no idea how...
  15. [SOLVED]Closed: Re: Generating Sine Wave Through External DAC (STM32)

    Either what every you do outside the for loop takes too much time or starting up a new for loop takes a lot of time.

    I'm not a SW engineer so I don't know how long it takes SW to set up a new for...
  16. [SOLVED]Closed: Re: Generating Sine Wave Through External DAC (STM32)

    The equation is the problem.
    sin( I * 6.28/360)

    Try plotting it in excel or something.

    sine has a full cycle from 0 to 2pi. You are indexing from 0-511 and end up going from 0 to 511/360*2pi...
  17. Replies

    Closed: Re: vhdl problem debug help please

    Untested but your code should be something like this for a counter using your 2 process FSM style.
    if (Reset = '1') then
    Count <= (others => '0');
    elsif rising_edge(clk) then -- this is the...
  18. Replies

    Closed: Re: Logic duplication and optimization

    This may have changed since decades ago, but I had the opportunity in a training class to run synthesis (with an identical addition structure as the OP's example) using Leanardo, XST, and Synplify....
  19. Closed: Re: How I can make use of the resources of only certain regions of the device in Viva

    You can use pblocks. As a starter you can read over this document. Search for pblock to get some information on it, then you can look for it in some of the other documentation.

    You might want to...
  20. Closed: Re: hello i when i compile in quartus i have to whait 5 hours and not done ?

    My only suggestion are the large ROM array's which are most likely not being implemented in a RAM block as ROM, that could easily explain the long compile times as a ROM implemented in logic (LUTs)...
  21. Replies

    Closed: Re: Timing constraints using a PLL.

    Based on your own description of what you are currently doing, you've been writing software prior to FPGAs. You are now thinking of HDLs as programming, you are writing hardware descriptions in a...
  22. Replies

    Closed: Re: PCB Christmas tree Ornaments

    Conflicting statements IMO.

    Batteries are not lightweight, if they are they have little to no capacity and therefore don't last long, which means you are changing batteries all the time.

    If you...
  23. Closed: Re: Loosing data in verilog in case of calculation of variance?

    I'll try again, since you seem to have ignored my previous post.

    Your data is right justified, e.g.
    datatext = 00000101_00000000
    sf = 2**-8 = 1/256 (i.e. right shift by 8)...
  24. Replies

    [SOLVED]Closed: Re: filtering a output of xor-ed signal

    This is what I mean

    _______ _______ _______ _______
    clk1 _| |_______| |_______| |_______|
    ___ ___ ___ ___ ___ ...
  25. Replies

    [SOLVED]Closed: Re: filtering a output of xor-ed signal

    They just did tell us, they are using the output as a clock. You can see it is a 90 degree phase shifted version of the yellow clock. Though they would be better off using a D-Flip-flop and a...
Results 1 to 25 of 500
Page 1 of 20 1 2 3 4