Search:

Type: Posts; User: dzosgornik

Search: Search took 0.01 seconds.

  1. Replies
    3
    Views
    533

    Closed: Re: AWS EC2 FPGA amazon cloud computing

    Every FPGA retargeting is a tough process, but I guess that if you use standard interfaces to DRAM/PCIe (AXI busses e.g.), then this process will be much easier.
  2. Replies
    3
    Views
    533

    Closed: Re: AWS EC2 FPGA amazon cloud computing

    What is your purpose? Software to Hardware interaction isn't specific. If you target high performance analysis / CNNs / image and video processing / generally all kinds of co-processing, then AWS is...
  3. Closed: Re: BRAM based FIFO buffer for matrix multiplication

    Hi maha_66,
    the most simple solution is to use predefined modules/macros: See https://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_2/ug953-vivado-7series-libraries.pdf

    In your case...
  4. Closed: Constraining synchronous reset as false path?

    Hello everyone,
    I'm working with the Cyclone 10 GX and want to attach multiple modules to the EMIF (External Memory Interface) Controller. This controller has a reset output, which I would like to...
  5. Replies
    4
    Views
    667

    Closed: Re: Pipeline stages regs

    In my understanding additional register stages for BRAMs are required if your instance requires lots of BRAM blocks and thus wiring to the processing logic would be spread across a wide range,...
  6. Closed: Re: AXI4 to AXI Stream conversion for Ultrascale PCIe EP support

    I'm still not sure, what purpose your design will have - but here is my generic recommendation: Use the DMA/PCIe combo...
  7. Closed: Re: AXI4 to AXI Stream conversion for Ultrascale PCIe EP support

    What is your use case? Both IPs are able to move data from memory mapped to streaming (and vice versa) - the AXI-DMA requires a master in the design, which configures the DMA by writing to registers,...
  8. Closed: Re: Is the "Gaisler method" of writing "structured VHDL" popular?

    I'm fresh from university, and I learned both styles: 2-process at first (with focus on state machine style), and after that everyone just used the 1-process style for everything. For simple designs,...
Results 1 to 8 of 8