Search:

Type: Posts; User: ads-ee

Page 1 of 20 1 2 3 4

Search: Search took 0.05 seconds.

  1. Closed: Re: External Ethernet Microcontroller or ZYNQ

    Doesn't matter, which way you do it. Either way the performance (i.e. the maximum payload bps you can transfer) is dependent on whether or not you can keep up with the data transfer to the MAC...
  2. Replies
    51
    Views
    1,806

    Closed: Re: AXI arvalid signal issue

    You clearly are not understanding the AXI spec and seem to be trying to read between the lines. There are only a couple of places that can be misinterpreted and those are on rarely used features from...
  3. Closed: Re: System Verilog error VLOG-13069 from Questasim with unpacked array

    Insisting something is right when it doesn't compile should give them a less than 0 guru score IMO.
  4. [SOLVED]Closed: Re: Random Led Blinker on DE10-lite FPGA board: [0-7]LED

    I don't get why you have the rnd signal set to be 10-bits it only has 8 states so only needs 3-bits. I would get rid of the inversion of the LED_status assignments and just assign a 1'b1 to the...
  5. Closed: Re: Using generate and for loop to index signal name

    Do you compete in Verilog obfuscation competitions?

    Stuff like this is going to reduce maintainability, which to me is far more important than trying to avoid typing something out explicitly.

    I...
  6. Replies
    18
    Views
    695

    Closed: Re: Understanding Skid Buffer Mechanism

    Impossible to merge at this point, the thread would become unreadable due to the interleaving of posts that are unrelated to each other.

    - - - Updated - - -

    One of the issues with promach's...
  7. Closed: Re: System Verilog error VLOG-13069 from Questasim with unpacked array

    dave_59 in post #2 mentioned the indices were swapped, you must have misread the line.
  8. Closed: Re: System Verilog error VLOG-13069 from Questasim with unpacked array

    No the numbers just represent the bits for a specific array entry they aren't hex digits. I though the widths of the bits and the descriptions would be enough to be clear what I was showing, I guess...
  9. Closed: Re: System Verilog error VLOG-13069 from Questasim with unpacked array

    using the following example arrays:

    logic [3:0] bt1[7:0];
    logic [3:0][7:0] bt2;
    logic [7:0][3:0] bt3;


    The bit definitions of the arrays are:
  10. Closed: Re: Problem in reading W5300 registers with Spartan6

    Using a DCM is better as the tools will place the clocks on dedicated routes from the DCM to the global buffers. Also use the global buffer output as the feedback path you can remove the clock...
  11. Closed: Re: Laptop RAM upgrade (new RAM doesn't work in RVS slot, but works in STD slot)

    std_match, When I did a quick search yesterday I noticed that there was conflicting information on the RAM required (DDR3L or DDR4) for a 15-ay013dx, so they probably didn't check their HP...
  12. Closed: Re: Problem in reading W5300 registers with Spartan6

    Where is your testbench? Did you just compile this code and try it on hardware without running it in a VHDL simulator?

    One thing I do notice, you are using clock dividers, which are not a good...
  13. Replies
    51
    Views
    1,806

    Closed: Re: AXI arvalid signal issue

    That doesn't look right, any of the valid signals (from the master) should not be using the ready (slave) status to determine if the valid should be asserted.

    The de-assertion of valid does look...
  14. Replies
    10
    Views
    705

    Closed: Re: Recommendations for Beginner

    Tasks are only slower in Vivado if you don't script the flow or use the Tcl command line to do everything. Vivado when run exclusively using the GUI, unloads the database after each step. This...
  15. Replies
    19
    Views
    1,097

    Closed: Re: how to generate 4MHz clock from 2 MHz clock.

    Must be a Xilinx part (MMCM/PLL), but can't tell which one as more than one of the families has that primitive. Though it can be narrowed down with the OP's statement that the wizard says the FPGA...
  16. Replies
    10
    Views
    705

    Closed: Re: Recommendations for Beginner

    I think it's an opinion based on smaller parts, for the largest parts in the Xilinx family ISE was very slow due to the extremely large memory requirements and the database design that wasn't very...
  17. Replies
    9
    Views
    429

    Closed: Re: SERDES termination methods

    If you are looking for the standard. SERDES uses CML or Current Mode Logic. The term SERDES describes the upper layer protocol for the Serilaizer and Deserializer.

    You can have SERDES that uses...
  18. Replies
    10
    Views
    1,434

    Closed: Re: Who has experience using tube...

    I find the dichotomy of a modern printer (and cables) in what looks like a picture from the 1930s kind of interesting. Even the crowbar looks like it could be hand forged.
  19. Closed: Re: How to create an IP core based on a project in ISE?

    You run the design through XST synthesis.
  20. Replies
    51
    Views
    1,806

    Closed: Re: AXI arvalid signal issue

    Asserting valid based on ready can result in a deadlock issue as neither side ever asserts their respective signal based on waiting for the other side to assert theirs first. That is why the spec say...
  21. Closed: Re: SMPS based power supply for Raspberry PI 3 Model B

    Still USB-B connectors (not just the cables) are not rated for more than 30V 1.8A. Hence why I mentioned previously that the fast charging for USB uses a higher voltage and keeps the current at 2A...
  22. Closed: Re: SMPS based power supply for Raspberry PI 3 Model B

    USB type b cable was never meant to supply 3A let alone 3A to two different device at the same time (6A), a standard usb cable is good for maybe 1.5A and those shipped with cell phones that have fast...
  23. [SOLVED]Closed: Re: Design not simulating for different technology node

    It's highly dependent on the quality of the standard cell library engineer writing the code.

    It's not an ASIC library but Xllinx has had issues with having junior engineers writing their primitive...
  24. [SOLVED]Closed: Re: Take different output value from array every clock cycle

    bking, you won't get a multiple driver warning, as the VHDL loop is unrolled and only the last assignment Sub_M <= w(addi-1); gets assigned.

    OP what you wrote does this.
    process (clk, en)
    begin...
  25. Closed: Re: How D flip flop can hold output until next clock cycle when it is level firered.

    This sure looks like homework...

    Look over you notes, I'm sure they instructor must have discussed master-slave d-flip flops. Use google and find information on the circuit that implements that.
Results 1 to 25 of 500
Page 1 of 20 1 2 3 4