Search:

Type: Posts; User: fragnen

Search: Search took 0.01 seconds.

  1. Replies
    7
    Views
    278

    Closed: Re: Gate Level Simulation

    After rtls are synthesized using a synthesis tool like Design Compiler of Synopsys, we get a netlist. The simulation of this netlist is called gate level simulation. Is it clear now?
  2. Replies
    7
    Views
    278

    Closed: Re: Gate Level Simulation

    Are not gate level simulation always done on netlists?

    The post was raised for gate level simulation on netlists.

    Regards
  3. Replies
    7
    Views
    278

    Closed: Gate Level Simulation

    Do we use .lib for gate level simulation of netlists?
  4. Replies
    4
    Views
    223

    Closed: Re: scan chain inside memory

    The reason I started this thread is that I also though in your way. The terminology is not wrong.
  5. Replies
    4
    Views
    223

    Closed: scan chain inside memory

    How can scan chains be present inside memories? What are the functionalities of these sequential cells inside a memory so that during DFT these sequential flipflops are replaced by scan flipflops.
  6. Replies
    7
    Views
    428

    Closed: Re: For doing ECO on netlist

    It will be difficult when the number of gate counts is high for the ECO.
  7. Replies
    7
    Views
    428

    Closed: For doing ECO on netlist

    How can ECO be done on netlists without using Cadence ECO tool or any tool that needs to purchase a license? Is there any free tool? Is there any way to do it without tool?

    Regards
  8. Replies
    3
    Views
    337

    Closed: Re: LEC between two netlists

    What about some of the scan related input pins of the memories?

    Regards
  9. Replies
    3
    Views
    337

    Closed: LEC between two netlists

    What extra needs to be done in the setup of the LEC to do a LEC between a netlist as golden and its DFT inserted version as revised?
  10. Closed: Re: Test and dft logic verification in flow and the lec

    What are the other DFT related logic other than scan chain, scan_enable connection that are inserted during synthesis and not present in rtl?
  11. Closed: Re: Test and dft logic verification in flow and the lec

    Is not it better to verify the test related cones also during LEC by not deactivating the test related logic and dft related logic by providing suitable constraints?

    Regards
  12. Closed: Looking for digital engineers in Hyderabad for service company

    Anybody interested to work at Hyderabad location for a service company in any areas of Digital design may contact here.
  13. Replies
    1
    Views
    241

    Closed: LEC at top level of a SOC

    Is it necessary to blackbox all modules inside a SOC to do LEC for a SOC and do a unit level LEC for each of the modules which were blackboxed at SOC top level LEC prior to run the LEC at top level?...
  14. Closed: Re: Design to state position of first one from lsb every clock for parallel data comi

    Will not in non synthesizable due to this break inside the for loop as this break is stopping the loop to continue?



    You stated that some synthesis tools have difficulty to implement...
  15. Closed: Re: Design to state position of first one from lsb every clock for parallel data comi

    Will the rtl with for loop be synthesizable ? But for loop reduces the work. If it is a priority encoder it is a big code when the width of the input data is parametrized.

    What is the bitscan...
  16. Replies
    0
    Views
    218

    Closed: DFT pins disabled during LEC

    What are the typical dft pins that need to be disabled during LEC?

    Regards
  17. Closed: Re: Design to state position of first one from lsb every clock for parallel data comi

    No it is not. Please reply.
  18. Closed: Design to state position of first one from lsb every clock for parallel data coming

    Can you please provide a design whose output will state the location of the first '1' from the LSB for an incoming parallel bit stream every clock?
  19. Closed: Test and dft logic verification in flow and the lec

    During lec we deactivate the test related logic and dft related logic by providing suitable constraints? When in the flow are these test and dft related logics are verified for the synthesized...
  20. Closed: Reset during lec between rtl and synthesized netlist

    Do the resets need to be tied to their inactive values during LEC between rtl and synthesized netlist?

    Regards
  21. Replies
    1
    Views
    519

    Closed: Hierarchical and Flat LEC

    What is better flat LEC or the Hierarchical LEC and why? What are the disadvantages of flat LEC with Hierarchical LEC and vice versa ?
  22. Replies
    1
    Views
    566

    Closed: Handling LEC for multibit flipflop

    How to handle multibit flipflop unmapped points during LEC between rtl and synthesized netlist?
Results 1 to 22 of 22