Search:

Type: Posts; User: Puppet123

Page 1 of 10 1 2 3 4

Search: Search took 0.01 seconds.

  1. Closed: Capacitor Selection in Sigma Delta Modulators

    Hello,

    I am designing 3rd Order, Single Bit, CIFF Discrete Time Sigma Delta Modulator.

    How to select the capacitors sizes for this design ?

    See attachment.

    CT - total of ff - feedback...
  2. Closed: Opamp - Gain/Phase Margin Swept versus Variable

    Hello,

    I want to use Cadence Virtuoso/DFII to find the gain and phase margin of an opamp swept versus the load capacitance (or any other swept variable).

    So, Gain and Phase Margin on the Y...
  3. Replies
    1
    Views
    188

    Closed: EKV to BSIM Model Conversion

    Hello,

    Is it useful or possible to convert CMOS EKV Model to BSIM Model ?

    I want to use the gm/ID sizing methodology and it is better with EKV.

    What is the reason that the EKV model did not...
  4. Replies
    1
    Views
    274

    Closed: Re: sfdr simulation in Matlab

    Just use Pretty FFT - found here:

    https://secure.engr.oregonstate.edu/wiki/ams/index.php/Matlab/PrettyFFT
  5. Replies
    4
    Views
    260

    [SOLVED]Closed: Re: Need RF examples lib.

    It is under : <InstallDIR>/tools/dfII/samples/artist/rfLib where InstallDIR is where your Cadence installation is.

    You can look for it.
  6. Closed: LDO Simulation - Cadence - ILoad vs. Vout - Line Regulation

    Hello,

    I would like to plot Iload vs. Vout for the Line Regulation for an LDO in Cadence Virtuoso and am wondering what the best approach would be.

    I can put just an ideal current source, Idc...
  7. Replies
    0
    Views
    175

    Closed: DNL/INL Using Cadence ahdlLib blocks

    Hello,

    I want to use the DNL/INL AHDL blocks in ahdllib in Cadence to measure the DNL/INL of an ADC.

    I use the ideal DAC to convert to digital then add the DNL or INL ahdlLIb block and a file...
  8. Replies
    1
    Views
    251

    Closed: Analog Layout - Multipliers and Fingers

    Hello,

    For Analog Mixed Signal Layout in CMOS in 65nm and blow, what finger size and multiplier should be used ?

    I have been told to avoid multipliers unless in cases of Common Centroid layout....
  9. Replies
    1
    Views
    293

    Closed: Opamp Layout Example

    Does anyone have contents of this website saved ?

    http://www.doe.carleton.ca/~jlam/5808/A4/
  10. Closed: Semiconductor Industry future timeline for cmos 5nm

    Hello,

    We are already at 5nm in CMOS.

    How much longer with the modern day semiconductor industry last for ?

    5 years ? 10 years ? 2 years ?

    I am talking about Analog IC, Mixed Signal IC...
  11. Replies
    1
    Views
    335

    [SOLVED]Closed: Re: Phase Jitter Manual Calculation

    Hello,

    Try these two documents:

    Analog Devices - Jitter from Phase Noise (What you want)
    https://www.analog.com/media/en/training-seminars/tutorials/mt-008.pdf

    Silicon Labs - Jitter from...
  12. Replies
    0
    Views
    381

    Closed: Mentor Calibre in CentOS

    I am using a certain PDK in CentOS Linux to run Cadence 1.6.7 and Mentor Calibre 2015.

    It will not compile the PEX cal file, but a friend can get it running on Calibre 2014.

    Are their typically...
  13. Closed: Errors in Cadence Virtuoso/Keysight Momentum Dynamic Link/Momentum Setup

    Hello,

    I am getting the following errors when I run Momentum Virtuoso from Cadence Virtuoso Layout to do EM Simulation of Cadence Virtuoso Layout using Momentum.

    Does anyone know what they mean...
  14. Closed: Re: What is the best way to learn about PLL and DLL and their differences?

    Hello,

    DLL is mostly covered in books and book chapters along with PLL.

    Razavi has a good reference paper and tutorial on DLL in his book:

    Phase-Locking in High-Performance Systems: From...
  15. Replies
    2
    Views
    907

    Closed: Re: Cadence SPB Allegro and OrCAD

    I know that.

    The software is released together and your licensing determines which of Allegro PCB Editor or OrCAD PCB Editor you can use.

    This is what I was asking.
  16. Replies
    2
    Views
    907

    Closed: Cadence SPB Allegro and OrCAD

    Hello,

    Is the Cadence SPB Allegro and OrCAD release one that includes BOTH OrCAD and Allegro ? Or is it called OrCAD and they just put the Allegro name ?

    I would like to purchase Allegro but I...
  17. Closed: Perl/Python Scripting for Analog/Mixed Signal Design

    Hello.

    I am interested in learning Perl/Python Scripting for Analog/Mixed Signal Design.

    Are there any good resources about this anywhere ?

    Books, Online courses, or other resources online....
  18. Replies
    4
    Views
    407

    Closed: Re: VCVS in LTSPICE as a 1 bit Comparator

    Hello,

    Thank you for your replies.

    It is for an MDAC for a Pipeline ADC simulation. I need a 1 bit comparator for the 1.5 bit Pipeline ADC stage.
  19. Replies
    4
    Views
    407

    Closed: VCVS in LTSPICE as a 1 bit Comparator

    I am using a VCVS in LTSPICE.

    I am confused about the command in the Spiceline for using a Table.

    I want to use the VCVS as a 1 bit Comparator instead of making a transistor based one.

    What...
  20. Replies
    0
    Views
    508

    Closed: 28nm and Below MOS Layout

    Hello,

    I have been reading about 28nm MOS layout and many papers report that dummies are detrimental for MOS transistor Analog Mixed Signal layouts in 28nm and below.

    Is this correct ? Are...
  21. Closed: Re: Looking for Intermediate to Advanced PCB Tutorial Online

    Hello,

    Thank you for posting.

    I am not looking for "theoretical" papers or resources, but actual complete video tutorials or trainings using software (Altium, Cadence) that show step by step...
  22. Replies
    2
    Views
    356

    Closed: Re: Stability of Analog Circuits

    Hello,

    Thank you for your response.

    In AC analysis, can I inject a current into this circuit I attached, the bias circuit, and look at the input admittance and see whether it is negative or...
  23. Replies
    2
    Views
    356

    Closed: Stability of Analog Circuits

    Hello,

    I want to test the stability of this vt-reference bias circuit.

    See attached. The three transistors on the right are the start up circuit.

    How would I measure the stability using...
  24. Closed: Looking for Intermediate to Advanced PCB Tutorial Online

    Hello,

    I am looking for a good tutorial online for PCB design, I dont really care about what software is used, I would prefer Cadence or Altium.

    I find most of the tutorials online are very...
  25. Replies
    4
    Views
    750

    Closed: Re: Analog Layout Finger Size

    Hello,

    Thanks for replying.

    I would guess that a smaller finger width would lead to a smaller R and hence a small IR drop.

    Does R increase as processes scale per finger width? ie. R...
Results 1 to 25 of 234
Page 1 of 10 1 2 3 4