Search:

Type: Posts; User: ads-ee

Page 1 of 20 1 2 3 4

Search: Search took 0.07 seconds.

  1. Closed: Re: FPGA program has some hard to trace glitches

    The only kind of "workload" that could affect the life of your Cyclone V FPGA would be running the part at a die temperatures upwards of 85C as they do in accelerated life testing.

    As the other...
  2. Replies
    5
    Views
    222

    Closed: Re: help please tosimulate this file

    I'm not sure that is even possible without knowing how the libraries are installed in the tools, which the only ones who do that are the engineers at the Altera/Intell factory that build the tools.
    ...
  3. Replies
    5
    Views
    222

    Closed: Re: help please tosimulate this file

    Uh, there's no way I'm clicking on some random shortened link. Especially after checking it...

    Yeah that makes me ready to click on the link, NOT!


    Your questions don't even make sense most of...
  4. [SOLVED]Closed: Re: Error: Subprogram does not have a body when creating vhdl packa

    That was from the error message in your first post.

    The error is due to the line in post #3.

    function mmcm_count_calc (arguments: type_mmcm_count_calc) return std_logic_vector(37 downto 0);
    ...
  5. [SOLVED]Closed: Re: Error: Subprogram does not have a body when creating vhdl packa

    The declaration of the function's return type is just the type it doesn't include a range, i.e. "indexed" name is not a type
  6. Closed: Re: Usage of Synchronous and Asynchronuos FIFOs

    The difference is that asynchronous FIFOs takes clocks that are not synchronous to each other, i.e. they have no phase relationship to each other and can handle transferring data on one clock domain...
  7. Closed: Re: Update .mif file without compiling (Quartus Prime) using TCL

    Used to be extraordinarily easy back in the beginning of FPGAs. Used to be Xilinx Foundation tools had no scripting support just a bunch of .exe files you had to run from the command line. I used a...
  8. Closed: Re: Update .mif file without compiling (Quartus Prime) using TCL

    I gave up trying to learn about scripting FPGA tools, every time I've learned how to do it on version a.b.c they've changed things for version a.b.d and the script no longer works. Dealt with that...
  9. Closed: Re: Update .mif file without compiling (Quartus Prime) using TCL

    If you don't know Tcl then you should have probably used the third option which involves using the GUI (like most non-Tcl users do) and just updating the mif and recompiling (as nothing other than...
  10. Replies
    3
    Views
    211

    Closed: Re: Hardware implementation of problem

    I don't understand the problem you are having with this code, it is just simple steering logic to put either 4 or 2 CRCs on the bus in whatever position makes sense for the downstream logic to use.
    ...
  11. Replies
    3
    Views
    211

    Closed: Re: Hardware implementation of problem

    I don't understand why you can't get past the idea that everything has to be a configuration at compile time. You don't have to have the size of anything change on the fly.

    The responsibility of...
  12. Closed: Re: Mains leaking currents causing problems in my house

    The term bootleg, pretty much says what is wrong with this method of "fixing" the ground wiring issue in your apartment.

    Basically it bypass and probably violates a bunch of Saudi building codes...
  13. Closed: Re: Two questions about HDL designer - simulation and attributes

    To me you should be concentrating on the synthesis warnings and determine why the FSM current_state (flip-flops) are getting removed. Registers should never be removed unless they reduce to a...
  14. Closed: Re: Can IP(Intellectual Property) open source, what does good business model?

    There are also a number of the more complex cores written by companies advertising their expertise, if you go to the website of the company submitting the core you find they have a bunch of other...
  15. Closed: Re: Two questions about HDL designer - simulation and attributes

    Add signal tap after the design is implemented (i.e. synth+par) The flip-flops for the FSM will exist in the routed design.

    Either that or instantiate the Signal Tap (assuming Intel/Quartus allows...
  16. Replies
    20
    Views
    1,035

    [SOLVED]Closed: Re: Reading from a TXT file to a 2d array in vhdl

    I'm more inclined to believe you didn't follow what I wrote about above.


    I've used VHDL for decades and I've never needed to add a 1ns delay into a file reading process that loaded an array. Yes...
  17. Replies
    8
    Views
    695

    Closed: Re: Implementation of ADC

    Do you understand the difference between analog and digital signal? A Xlinx FPGA is a digital device it works with two voltage states to do something. It can't use analog signals to suddenly work as...
  18. Replies
    3
    Views
    258

    Closed: Re: parameterized MUX implementation

    Same way as a mux, if you implemented it with max width buses and index the packed array output to select where the input is routed.
  19. Replies
    20
    Views
    1,035

    [SOLVED]Closed: Re: Reading from a TXT file to a 2d array in vhdl

    You did not implement option #1. Your array is already defined in the first line with the type declaration and it is set to 2001 entries.

    If your file is 5000 lines then your filling of the array...
  20. Closed: Re: What is the vhdl equivalent of "initial begin" to initialize a ROM.

    That is how you would use access the ROM, as both Xilinx and Altera have to have a clock to their block RAMs. That code lacks any code for an init_rom function to initialize the ROM, which is in the...
  21. Closed: Re: Finding certain string in file using bash shell scriot

    It also looks like the value may be on the next line which the line continuation is denoted by "*+". See lines 7 & 8.

    I think I would write a script with Python, Perl, Ruby, whatever than use...
  22. Closed: Re: What is the vhdl equivalent of "initial begin" to initialize a ROM.

    For both Xilinx and Altera the bitstreams include all the bit locations of the block RAMs in the devices. Specifically that is how Xilinx updates a bitfile with the software program for an embedded...
  23. Replies
    3
    Views
    258

    Closed: Re: parameterized MUX implementation

    This is possible using a packed array for the inputs and a parameter to define the number of input ports. Synthesis will work with such an array (at least Vivado synthesis and the newer version of...
  24. Closed: Re: Mains leaking currents causing problems in my house

    This alone would make me move out of that apartment and find another where the owner doesn't want their tenants to get electrocuted by 230V.


    You are suggesting the wrong person should do this....
  25. Closed: Re: Problem calling a function from my vhdl project in Vivado.

    Good grief, why are you copying Verilog directly to VHDL...
    If you use VHDL arrays for the tables then you don't need to do all that ugly indexing and bit slicing to return the data.


    your...
Results 1 to 25 of 500
Page 1 of 20 1 2 3 4