Search:
Type: Posts; User: pancho_hideboo
Search: Search took 0.39 seconds.

Today, 15:30
 Replies
 5
 Views
 49
Closed: Re: What is the cutoff frequency of the capacitively loaded Transmission line
So large mismatch at port, although I don't know what you set for "mtline".
What quantity do you see in simulation ? 
Today, 15:21
 Replies
 1
 Views
 60
Closed: Re: What is the effect of power match on S11 and S22 in a PA
What do you want to mean by "good" ?
What do you want to mean ?
What do you want to mean by "good" ?
Wrong.
Can you understand operation class of PA ?
There are many operation class for... 
Today, 15:00
 Replies
 5
 Views
 49
Closed: Re: What is the cutoff frequency of the capacitively loaded Transmission line
Generally wrong, although I don't know what book you read.
Your circuit is wellknown capacitive discontinuity in uniform line.
What value do you set for reference impedance of ports ? 
Today, 09:50
 Replies
 10
 Views
 690
Closed: Re: Problem in saving data during DC sweep simulation in Cadence Virtuoso
OCEAN is not required.
OCEAN is no more than an assistant of generating netlist.
Excecute simulation from netlist directly as same as HSPICE.
Modifying netlist manually.
You can never utilize... 
Today, 04:45
 Replies
 10
 Views
 514
Closed: Re: Simulating the input capacitance of digital instance
Use PSS/PAC with clock instead of AC.

20th October 2019, 15:43
 Replies
 10
 Views
 514
Closed: Re: Simulating the input capacitance of digital instance
Assume rectangular pulse as clock.
Cin is different for low level, high level, rising edge and falling edge.
What Cin do you want to evaluate ?
Average Cin over one period of clock ?
Or... 
20th October 2019, 15:09
 Replies
 10
 Views
 514
Closed: Re: Simulating the input capacitance of digital instance
Transient signal has no meaning in AC analysis.
I assume you use Cadence Spectre.
If you would like to evaluate AC capacitance at specific time point, use transient analysis with setting... 
20th October 2019, 10:16
 Replies
 10
 Views
 514
Closed: Re: Simulating the input capacitance of digital instance
I don’t think a method using transient analysis is required.
See https://www.edaboard.com/showthread.php?354680#12 
20th October 2019, 07:09
 Replies
 10
 Views
 514
Closed: Re: Simulating the input capacitance of digital instance
Simply do AC analysis.

20th October 2019, 07:01
 Replies
 10
 Views
 690
Closed: Re: Problem in saving data during DC sweep simulation in Cadence Virtuoso
I don't think so.
Both ADEXL(GXL) and ADEExplorer have very large over head.
So multiple sweep simulation speed is very slow compared to Spectre's native sweep ability.
See "spectre h... 
20th October 2019, 06:34
 Replies
 6
 Views
 633
Closed: Re: Diagonalization of Impedance Matrix
[P, D] = eig(Z)
(Case1)
Z = [1, j; j, 1]
Z : Symmetric=1
Z : Hermitian=0
Z : SkewHermitian=0
Z : Orthogonal=0
Z : Unitary=0 
19th October 2019, 12:16
 Replies
 1
 Views
 134
Closed: Re: Dynamic Comparator noise using spectre transient noise analysis
Use time domain noise analysis of PSS/Pnoise.
Then integrate noise spectrum over 0fs/2.
Here you have to set a decision time. 
19th October 2019, 04:17
 Replies
 3
 Views
 298
Closed: Re: How to find cutoff frequency of the circuits
Simply calculate voltage transfer function.
Then evaluate cutoff frequency by symbolic math tool such as Mathematica, Maple, Maxima, Symbolic Math Toolbox in MATLAB, etc.
Or use SapWin.... 
17th October 2019, 20:13
 Replies
 6
 Views
 633
Closed: Re: Diagonalization of Impedance Matrix
Z = [2, j, 0;
j, 2, j*2;
0, j*2, 2]
This [Z] is neither Hermitian, SkewHermitian nor Unitary, yet it is Symmetric and Normal.
This [Z] can be diagonalized by Orthogonal... 
15th October 2019, 16:39
 Replies
 6
 Views
 633
Closed: Re: Diagonalization of Impedance Matrix
Not useful at all.

14th October 2019, 19:49
 Replies
 6
 Views
 633
Closed: Re: Diagonalization of Impedance Matrix
I know such very basic thing.
No. [Z] is not a Hermitian matrix.
Here [Z]T means transpose of [Z], [Z]+ means conjugate transpose of [Z].
For lossless reciprocal circuit, [Z] is a pure... 
13th October 2019, 15:20
Thread: how to get higher P1dB,in point
by pancho_hideboo Replies
 2
 Views
 247
Closed: Re: how to get higher P1dB,in point
High bias current and low load impedance.

12th October 2019, 14:28
Thread: Loadpull for Differential PA
by pancho_hideboo Replies
 9
 Views
 666
Closed: Re: Loadpull for Differential PA
Can you understand differential circuit ?
https://www.edaboard.com/showthread.php?386764#2
No. There is no coupling between L.
Can you understand actual transformer ?
Ideal transformer is not... 
11th October 2019, 11:21
 Replies
 10
 Views
 690
Closed: Re: Problem in saving data during DC sweep simulation in Cadence Virtuoso
Show me netlist when you invoke parametric sweep.

11th October 2019, 02:05
 Replies
 10
 Views
 690
Closed: Re: Problem in saving data during DC sweep simulation in Cadence Virtuoso
DC Analysis is not required.
Simply do parametric sweep for AC analysis from Cadence ADE.
Or enclose ac analysis statement by sweep statement in netlist. 
10th October 2019, 17:37
 Replies
 6
 Views
 633
Closed: Diagonalization of Impedance Matrix
Generally an impedance matrix [Z] is a complex symmetrical matrix.
It is neither a real symmetrical matrix nor a Hermitian matrix.
However a complex impedance matrix [Z] can be diagonalized.
I... 
9th October 2019, 11:16
 Replies
 1
 Views
 220
Closed: Re: Too large .psf file generated by Post layout simulation using Spectre
I can not understand what you want to mean at all.
Describe correctly.
Show me netlist.
Here I don’t require circuit description. 
9th October 2019, 01:55
Thread: Impedance Calculation
by pancho_hideboo Replies
 5
 Views
 492
Closed: Re: Impedance Calculation
Drive by current source of known value.

6th October 2019, 03:16
 Replies
 3
 Views
 346
Closed: Re: How the stability analysis in analog and RF design related?
No relation, although I don’t know what you mean by “delta”.
https://designersguide.org/forum/YaBB.pl?num=1218635777/5#5
https://designersguide.org/forum/YaBB.pl?num=1190272820 
3rd October 2019, 12:34
 Replies
 5
 Views
 422
Closed: Re: Input referred noise simulation for OPamp
They are same in small signal noise simulation.
However close loop configulation such as voltage follower is required in actual measurement not EDA Tool Play.
Results 1 to 25 of 500