Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to define clock and reset pins in ZedBoard (Zynq-7000)

Status
Not open for further replies.

msdarvishi

Full Member level 4
Joined
Jul 30, 2013
Messages
230
Helped
1
Reputation
2
Reaction score
1
Trophy points
18
Activity points
2,349
Dear all,


I have a top file with the following input and output signal:

INPUTS:
----------
sys_clk
reset
cut 1 bit (if '1', the signal ceases)
start 1 bit (if '1', the design works)
enable 1 bit (if '1', the design and clock is fed to design)

OUTPUTS:
-------------
done 1 bit (end of action flag)
ready 1 bit (ready flag for transmission)




As I looked at the ZedBoard manual in the attachment, the 100 MHz on-board clock signal is on pin Y9, and I want to use DIP switches for cut, start, enable signal (F22, G22, H22) and a push button (BTNC) for reset.

I defied the following constraint in my .XDC file:

create_clock -name sys_clk -period 10 [get_ports sys_clk]
where sys_clk is the name of clock signal in my top file that I would like to connect it to pin Y9 to be 100 MHz. But how can I define this constraint in my XDC file? What are the required constraints to be defined for the other signals (DIP switches and push button)??

Kind replies and helps are in advance appreciated.

Regards,
 

Code:
set_property iostandard xxxxxx [get_ports sys_clk]
set_property package_pin y9 [get_ports sys_clk]
change xxxxx to LVCMOS18, LVCMOS15, LVTTL etc, whatever standard the Vccio is compatible with.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top