Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] Use of hybrid layer in devices

Status
Not open for further replies.

Vishu21_95

Newbie level 4
Joined
Jul 1, 2019
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
35
Hi,
I want to know the use of hybrid layer in devices!!
In DRM it is mentioned as : Bulk exposed region,removed SOI
Please explain!!
 

It sounds like the layer blocks SOI from being underneath the device. They must somehow prevent surface oxidation of the wafer so the device enclosed by this shape sits directly in the bulk (the wafer substrate). This would result in a non-soi device. You might use something like this if you want to control the back gate (body) of the device to adjust threshold voltage as vt in SOI is independent of body bias.
 

Are you saying that devices having SOI layer will not have hybrid layer and vice versa???
 

Hi,
If the techology in question is FD-SOI, the hybrid layer represents bulk opening areas on SOI subsrate, thus allowing you to build structures as conventional CMOS without SOI, or PTAP/NTAP connections to supply wells of SOI devices.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top