Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

capacitor array design for vco

Status
Not open for further replies.
R

rty94

Guest
hello I am trying to design cap.jpg a capacitor array like the one above for vco wide tuning range. The problem is that when all switches are off it seems to give me frequencies much lower than expected but when switches are on it seems that it works fine. Could someone explain me where should I give attention to make design operational in every possible case or one other possible solution? Thank you very much in advance!!
 

Hi,

maybe leakage capacitance in the layout and the switches.

Klaus
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top