riz1679
Newbie level 3
Hi all, I am new to digital design. shown in the figure there is an 'addr' signal which is generated by some state machine. I want to sample the input data 'data_rec_in' with one clock cycle delay. Below is the code for the block.
Code:
[ATTACH=CONFIG]149499._xfImport[/ATTACH]