Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[DFT & Tetramax] Questions related to STIL DFT protocol file

Status
Not open for further replies.

joder

Newbie level 6
Joined
Oct 2, 2009
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,356
Hi SPIL experts,

I met a problem about writing a spf.
1. During the initial stage, the test clock pin is required to set at 1'b1 for serving as a control signal (like reset), and then become to 1'b0 after a period of 5000ns.
2. After the reset is done, the test mode can only be triggered by a sequence of control inputs. And then the clock can be pulsed to start the scanning.

I tried to use V { "clk" = 1} in "test_setup" section to force the clk is in high state during the beginning. But the tetramax complains errors that "clk" should be pulsed, not forced on.

How can I write such spf for tetramax?

Thx a lot.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top