Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Fast static CMOS comparator circuit

Status
Not open for further replies.

vieha007Electronic

Junior Member level 3
Joined
Feb 27, 2011
Messages
25
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,283
Location
South Korea
Activity points
1,559
Hi all,

Could you recommend some key/good papers about static CMOS comparators (not dynamic ones)?

Thank you very much.
 

Static CMOS comparators are not really good when it
comes to Vio (t=0, and drift). That's why so many are
clocked (that, and low quiescent power).

If you were clever and had the die area and a handy
clock resource, you could make a ping-pong comparator
that zeroed one side while the other was real-time
("static").

High gain is the enemy of high bandwidth. Low power
is the enemy of high bandwidth. High common mode
range, yadda yadda. What are you willing to sacrifice,
what technology can you stand to use given the other
requirements? It's not like you're going to get a 12nm
FinFET comparator to handle +/-10V input common
mode range, and it's not like you want to use a 40V
bipolar process to be a high speed serial receiver
front end when its swing is a hundred mV and its
common mode is pinned to 0.5V +/- 50mV either.
 

aicdesign.org has some free courses online by P.E.Allen. Browse for it.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top