Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Verdi, debug with PSL assertion ?

Status
Not open for further replies.
Q

quan228228

Full Member level 4
Joined
Mar 23, 2006
Messages
196
Helped
16
Reputation
32
Reaction score
3
Trophy points
1,298
Activity points
2,571
verdi assertion

I do PSL assertion evaluation following verdi user guide like below.

92_1205913757.gif



After these, the verdi told me the information like below.

catch signa 11
------------------------
Could not locate pstack .... stack trace no available
------------------------
branchName=2007.04 cn| Date=04/05/2007 cn|Env=Linux.)
.....
------------------------
[4] Segementation fault verdi (core dumped)

What the information means? why the assertion evaluator can not generate an FSDB file containing the assertions and design signals?

Thanks in advance!

David

85_1205914177.gif

this the picture i capture when generating fsdb file.
 

could not locate pstack

verdi is nolonger to support PSL/OVA

now trend is SVA.................

all the best
 

verdi userguide

quan228228 said:
pls help me!


DAvid
Click to expand...

Maybe you can try using latest version. Does your FSDB already contain the PSL dumped?

In anycase I agree with other poster, their PSL support is limited, direction seems to be more on SVA. Any special reason to use PSL and not SVA?

Ajeetha, CVC
www.noveldv.com
sv-verif.blogspot.com
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top