beginner_EDA
Full Member level 4
Hi,
how to implement link training with IO DELAY in Xilinx ultrascale FPGA?
Any idea or reference design?
Thanks
how to implement link training with IO DELAY in Xilinx ultrascale FPGA?
Any idea or reference design?
Thanks