Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Well, the typical ASIC implementation stage involves other as well other than what you have written. In the industry, typically ASIC implementation involves the following:
1. PLDRC
* optional LVMEMBIST Insertion some companies prefer rtl level Membist insertion some prefer to insert in netlist
2. CDC
3. Synthesis
4. STA (pre-layout)
5. DFT (Scan-Insertion)
6. STA (with DFT information)
7. PD (here everything will happen like Floor planning, power planning, PG placement, Placement, pre-CTS, CTS, POst CTS, routing, EXtraction etc)
8. Followed by STA (post-layout)
9. GLS (Gate-level-simulation) with SDF (Standard Delay Format).
10. Final FV (Formal Verification). This is a very important step which happen, during all the stages of implementation after synthesis till PD netlist. Since, ECO comes into the picture thus is is necessary to perform FV.
11. Signoff
12.Tapeout
13. Then again GLS with ATPG once the silicon comes.
cheers
- - - Updated - - -
Well, the typical ASIC implementation stage involves other as well other than what you have written. In the industry, typically ASIC implementation involves the following:
1. PLDRC
* optional LVMEMBIST Insertion some companies prefer rtl level Membist insertion some prefer to insert in netlist
2. CDC
3. Synthesis
4. STA (pre-layout)
5. DFT (Scan-Insertion)
6. STA (with DFT information)
7. PD (here everything will happen like Floor planning, power planning, PG placement, Placement, pre-CTS, CTS, POst CTS, routing, EXtraction etc)
8. Followed by STA (post-layout)
9. GLS (Gate-level-simulation) with SDF (Standard Delay Format).
10. Final FV (Formal Verification). This is a very important step which happen, during all the stages of implementation after synthesis till PD netlist. Since, ECO comes into the picture thus is is necessary to perform FV.
11. Signoff
12.Tapeout
13. Then again GLS with ATPG once the silicon comes.
Hi,
Some points to add to the above content for some one who doesn't know.
Some Companies prefer, at the Synthesis stage only scan insertion will happen (or) After DFT, again Synthesis will be performed for better optimization.
this depends upon which tools they are using & other factors as well.
Formal Verification or Logic Equivalence Checking:
This will be performed at different stages as shown below.
1. RTL Vs Synthesis Netlist
2. Synthesis Netlist Vs Scan-Inserted Netlist
3. Scan-Inserted Netlist Vs Netlist After PD
4. Pre ECO Vs Post ECO
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.