Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] Connecting power net by UPF

Status
Not open for further replies.

miskod

Newbie level 4
Joined
Sep 16, 2014
Messages
5
Helped
2
Reputation
4
Reaction score
2
Trophy points
3
Activity points
44
Hello All,

I got really frustrated. I just need to synthesize very small design. But unfortunately I have just library with powered gates. I don't need sophisticated power management. I just need to have properly connected power nets. By normal synthesis I got design with floating power nets.
I use example from synopsys help:

create_power_domain PD1 -elements INST_1
create_supply_net A_VDD -domain PD1
create_supply_net A_VSS -domain PD1
set_domain_supply_net PD1 -primary_power_net A_VDD -primary_ground_net A_VSS

Last command says:
Error: Primary supply of power domain 'PD1' cannot be set to a domain-dependent supply net when supply set handles are enabled. (UPF-541)

What is wrong in official synopsys example?
 

Hi All,

No answer, but solution found anyway...
Following command should be used before any setup of UPF:

set upf_create_implicit_supply_sets false

Also you need to specify operating conditions. These can be found by report_design command.

-----------------------------------------------

Here is complete set of commands which is able to properly connect single power:

set upf_create_implicit_supply_sets false
create_power_domain TOP -include_scope
create_supply_net TOP_VDD1 -domain TOP
create_supply_net VSS -domain TOP
set_domain_supply_net TOP -primary_power_net TOP_VDD1 -primary_ground_net VSS
create_supply_port VSS -domain TOP -direction in
create_supply_port TOP_VDD1 -domain TOP -direction in
add_port_state VSS -state {state1 0.000000}
add_port_state TOP_VDD1 -state {state1 1.080000}
connect_supply_net VSS -ports VSS
connect_supply_net TOP_VDD1 -ports TOP_VDD1
set_voltage 1.08 -object_list { TOP_VDD1 }
set_voltage 0 -object_list { VSS }
set_operating_conditions WCCOM
compile_ultra
write -pg -hierarchy -format verilog -output file_synth.v
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top