Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Please help me ***** this question

Status
Not open for further replies.
C

cooldude_1986

Newbie level 4
Joined
Aug 9, 2011
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,319
Please help me with this question

Given the following waveform what would be the structure that is needed to generate this.


timing diagram.jpg


What is the general approach to these kinda problems.
Thank you

Use proper titles in your posts relevant to the content of your question, next time your post will be deleted [alexan_e]
Click to expand...
 

start the counter when x is active and assert the y o/p when x is inactive deassert the counter when it reaches four counts...

Therer may be other soln also...
 
@shanmugaveld; thank you for your answer. I was thinking on the lines of current state and next state. That was leading me to nowhere. These type of problems have given me lots of trouble. Do these type of questions have a general approach to get to the solution. Please advice.
Thanks
 

find the relation btn input and output, that will give you soln.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top