Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Yes, George. You are right, drc can't be removed. I use Route Keepout instead of route-keepin for all my design. Hope, you will be knowing, anyway i attach the file for ref .
No idea George. But, Why dont you use Waive DRC? its simple to use. It wont display any drc's physically even though it say's there are some drc's which have been waived when you generate reports... Goto Display-->Waive Drc ---> waive.. Hope you will be knowing this.
we can't place any copper outside of the route keepin(now u placed text in subclass etch) so that only showing errors.this is not problem u can ignore this ...otherwise place that text in other subclass like package or board geometry subclasses (or)once u completed the layout after it u will not edit any thing means delete route keepin and take gerbers.
In the allegro we can't break the default constraint.But we have additional features.
As per above discussion you need to add "silk" that means layers names in perticular layer for fab identification.
In the allego we had some class and also we can create many of sub-class.
Please try this option. Example we have drawing format class in the class you can add additional subclass TOP.INTERNAL 1,2,3...n,SILKTOP,SILKBOTTOM & BOTTOM...etc.In the sub-class we can place text( layers names any addtional info. But during .art file generation please add these additional subclass names respective layers ART file using right click add option.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
