Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Clock multiplier using fpga

Status
Not open for further replies.
K

kooki27

Newbie level 1
Joined
Dec 27, 2010
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,286
we are making this signal generator using Cyclone II altera. i need some codes for a clock multiplier using VHDL. can anyone help me?:grin:
 

I think you can use DLLs to achieve this. Try searching in google, you can find a lot of examples.
 
  • Like
Reactions: alokkmr18

    V

    Points: 2
    Helpful Answer Positive Rating
    A

    alokkmr18

    Points: 2
    Helpful Answer Positive Rating
Altera Quartus has a MegaWizard to setup the parameters of a Cyclone II internal PLL. To operate the PLL, the input clock must feed a dedicated clock input of the respective PLL.
 
  • Like
Reactions: kooki27

    K

    kooki27

    Points: 2
    Helpful Answer Positive Rating
    V

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top