Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
You need to check following points b4 chose any FPGA.
1. How much is the frame size?
2. What is the resolution has been targeted?
3. How much BRAM in the FPGA to process frames? --> Though you are using external memories like DDR/SRAm/Flash etc.
You atleast need 2-3 frames to be stored in BRAM. keep this in mind.
4. What all soft/hard core IPs available with the FPGA vendors? --> Like Line buffers/framing/color space converter/deinterlacer/scalar/LCD.VGA timing controller etc.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
