Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

VCS error message - Error-[SFCOR] Source file cannot be open

Status
Not open for further replies.
L

lokesh garg

Member level 5
Joined
Aug 25, 2009
Messages
87
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Location
india
Activity points
2,179
VCS error message

i made a verilog code for counter. for simulation i went to my working directory i run my my code following error is coming...

Error-[SFCOR] Source file cannot be opened for reading
Source file "module" cannot be opened for reading.
plzz help me
 

Re: VCS error message

i think probably your verilog code is missing the module/endmodule

regards,

haneet
 

Re: VCS error message - Error-[SFCOR] Source file cannot be

Hi Vijay,

I am working on VCS now and getting the same error as you. Could you help me, if you have figured out how to rectify the problem.

Thanks
Divya
 

Re: VCS error message - Error-[SFCOR] Source file cannot be

divya763 said:
Hi Vijay,

I am working on VCS now and getting the same error as you. Could you help me, if you have figured out how to rectify the problem.

Thanks
Divya
Click to expand...

Hi ,
This error generally comes when the simulation tool ie vcs does not find the module in the working directory.So, fisrt check whether have you compiled it properly or not.2nd you check whether in the run command ,bsub -Ip -q .... (whatever) ,you are mentioning the module name only.Just check and I think it will work out . Also check the access information of the file it should be r-x r-x r-x.
 

Probably, if you copy your files from dos system to unix system, this error will be printed. Use dos2unix on your files to fix this error.
 

Re: VCS error message

lokesh garg said:
i made a verilog code for counter. for simulation i went to my working directory i run my my code following error is coming...

Error-[SFCOR] Source file cannot be opened for reading
Source file "module" cannot be opened for reading.
plzz help me
Click to expand...

Show us how you invoke VCS. My guess is you had "file.sv" as

Code: 
module m;
endmodule : m

And then you passed to VCS (wrongly) with -f arg as:
Code: 
vcs -f file.sv

If the above guess is right, remove the -f, it should work. Else show us your exact command for more help.

Regards
TeamCVC
www.cvcblr.com/blog
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top