Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

why SR latch in PWM converter....?

Status
Not open for further replies.

bharatsmile2007

Full Member level 3
Joined
Sep 19, 2007
Messages
179
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,298
Activity points
2,306
hi all,

what is the function of SR latch in PWM converter in DC-DC converters....?
any one tell me about the advantages of using SR-Latch?

Thanks a lot...
 

The question isn't particularly clear. If you refer to a SR latch between PWM comparator and output,
it's intended to prevent multiple pulses per PWM cycle, as clearly stated in most datasheets.
 
If you use a direct-coupled ramp comparator you will likely
see the output reswitch on H-L edges, as the ground is jacked
by the output switch current. Been there. You would not see
this in simulation until you include package parasitics.

In voltage mode control the set is the ramp-start and the
reset is the ramp:error amp comparison.

In current mode control the set is from the sync or clock, and
the reset is from the current sense.

In either case there may need to be a minimim "blanking"
time about the switch edges, or noise can still multi-switch the
output.
 
Usually, PMOS is set by CLK and reset by the output of PWM comparator. As you may know, CLK and the output of comparator is just like one shot pulse. So that you must use SR latch to latch logic level of PMOS gate.
 

Thanks everyone for the help...

can anyone tell me..if iam using PWM converter what should be the swing of the ramp signal to be used?
i mean how to decide the ramp swing?

Thanks
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top