Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
the technique is simple in CMOS IC design:
hyeterisis can be done in both side of the reference, or one side of
the reference.
double side :
generate a current path that will activated whenever output is "1" or "0" to the other input of the comparator.
one side :
( +hysterisis ): whenever output is "1"/"0", generating a current added
to "-" input of the comparator
(- hysterisis ) : whenever output is "1"/"0", generating a current
subtracted to "-" input of the comparator
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
