Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

rise time and fall time of input pulse for simulation

Status
Not open for further replies.
I

itsnaushad

Newbie level 1
Joined
Oct 14, 2006
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,286
Hi all! could you please tell me what should be the rise time and fall time of input pulse for measuring dynamic power of digital circuits. i have observed that power dissipation depends upon the rise time and fall time of input signal in hspice simulation.
 

it depends on rise time and fall time of your input source (real time signal gaenerator)
for simulation purpose we normally assume rise/fall time are 5-10% of clock pulse width.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top