Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

A passive circuit that can average 2 voltages

Status
Not open for further replies.

maalma

Member level 1
Joined
Mar 1, 2007
Messages
36
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
Morroco
Activity points
1,495
passive average circuit

Hello all,

I have 3 input voltages VA, VB and VCM from these voltages I need a circuit that can give me in the output these values VCM+(VA+VB)/2 and VCM-(VA+VB)/2

How can I do this??
Thanks for your help
 

passive averaging circuit design

you can use opamp approach or V to I method.
 

    maalma

    Points: 2
    Helpful Answer Positive Rating
passive averager circuit

alright, can you give me more details please
thanks for your reply :)
 


    maalma

    Points: 2
    Helpful Answer Positive Rating
Thank you Adrian for your help :)

i'll try your solution and i'll keep you informed if it works in my application
actually, resistors are very "noisy" and i'm using this in an ADC so the noise must be <1/2LSB=12mV.
i wonder if i can replace the resistors by capacitors??

thanks again
 

Curiously, the question title requests a passive circuit, however all suggestion are about active solutions. That's plausible in so far, as a passive subtractor isn't feasible. Also SC is a possible solution, but not regarded as passive usually.
 

    maalma

    Points: 2
    Helpful Answer Positive Rating
I would not be worried about the resistor noise. Johnson noise on a 1kohm resistor is about 4nV/sqrt(Hz) at 25degC. Even if you have a bandwidth of 100MHz, the resistor noise would be 40uV. There are 10 resistors in this circuit and with a gain of 1 (or around) the noise generated by these resistors is roughly 40uV*sqrt(10) = 126uV, 40dB below your 12mV requirement.

Moreover, you can choose low noise resistors like metal-film or thin-film resistors, and choose a lower value resistor (hundreds of ohms) if the power consumption is not an issue.

I would be more worried about the flicker noise of the Op Amps you will use, but because the gain is low, that might not be an issue as well.

Therefore, use low noise resistors, low noise Op Amps, have a continuous plane ground to reduce rf interference, use surface mount parts, short traces, good decoupling, and reduce the bandwidth to the minimum required, and you should easily achieve below 12mV noise floor.
 

    maalma

    Points: 2
    Helpful Answer Positive Rating
thank you Adrian for these explanations :)
can you please tell me more about a low noise opamp (i'm really a new commer in the analog design world)??
have a nice day
 


    maalma

    Points: 2
    Helpful Answer Positive Rating
Hello Adrian,
Thanks for the link, but i'm not talking about devices, i'm talking about schematics to simulate with cadence.
anyway thanks for your help and welcom to EDA board :)
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top