Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

clock signal in a latch comparator

Status
Not open for further replies.
K

kickbeer

Full Member level 3
Joined
Nov 7, 2008
Messages
162
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,296
Activity points
2,356
clock generator ltspice

helllo everyone,

I'm still not confident about this.For one cycle of clock signal, the comparator compares the inputs once.two cycles means the comparator compares the input twice. Am i right? can somebody correct my statement?
thx in adv
 

latch comparator with reset

In a clocked latch comparator, in a half of the clock cycle, the comparator does the comparison. In order words, at the end of that half clock cycle, the results of the comparison is at the output of the comparator.
In the other half cycle, the comparator is reset and gets ready for the next comparison. This half cycle is called reset phase.

OpAmp
 

    K

    kickbeer

    Points: 2
    Helpful Answer Positive Rating
OpAmp said:
In a clocked latch comparator, in a half of the clock cycle, the comparator does the comparison. In order words, at the end of that half clock cycle, the results of the comparison is at the output of the comparator.
In the other half cycle, the comparator is reset and gets ready for the next comparison. This half cycle is called reset phase.

OpAmp
Click to expand...

hello OpAmp,

To configure the VPULSE as clock generator in LTSpice, do we need formula to get the right frequency or we try to simulate different values until we get the right output??
 

hello OpAmp,

To configure the VPULSE as clock generator in LTSpice, do we need formula to get the right frequency or we try to simulate different values until we get the right output??[/quote

Comparator operates at its frequency specifications. If you are designing a comparator then it should operate at your required clock frequency. So your approach should be to debug the circuit and find out the error rather than changing different values in vpulse.

Let me know what frequency you are trying to operate at. I will try simulating the same in my LTSpice and let you know ...
 

    K

    kickbeer

    Points: 2
    Helpful Answer Positive Rating
hi sanredrose,

The frequency i'm trying now is 1 MHz
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top