Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Where can I find a fully functional 8051 IP core?

Status
Not open for further replies.

sandeep_sggs

Full Member level 2
Joined
Jan 21, 2008
Messages
140
Helped
7
Reputation
14
Reaction score
3
Trophy points
1,298
Location
india
Activity points
2,226
Can any body give the link for fully functional free IP Core for 8051 Microcontrollar...................................................................................................................
 

free 8051 ip core

They : http://www.oregano.at/eng/index.html have a very good single cycle core of the 8051 uP.
I gave it a shot on the Spartan 3 FPGA.
Performed very well including interrupts.
My 100% recommendation for version 1.4 and 1.5 of their cores.
 

8051 ip

There are plenty on opencores.org.
BR,
Amr Ali.
 

how to use 8051 ip core

To yego,
i have downloaded the core from http://www.oregano.at/eng/index.html


Sir, Can u please tell me how u synthesized it. I mean the given folder doesn`t have the module for internal RAM and Rom.

i want to synthesize this core in sp3. and check it also.

can u tell me:

1) how to solve the problem of rom, ram. since without these, any code (hex ) cannot be executed by 8051

2) how to make the provision for loading the program(i.e. HEX code) into the internal ROM of 8051

thanx...
 

8051 ip core xilinx

Hello.

you need to supply three memory modules yourself : RAM, XRAM and ROM specific to the platform you are going to implement your design.
For Xilinx it will be BlockRAM and for other platforms some suitable counterpart.
Once those items are integrated with your core ( some VERILOG or VHDL will be needed here ) you need to initialize your ROM with the compiled binary for your uC.
Of course you need a suitable .ucf file defining your I/Os, and you are ready to implement your design using you favourite tools.

And that's it :)

---------------------------------------------------------------------

If you still are unable to make it work , I can provide my design for reference.
 
Re: 8051 IP core

to yego,

Sir, i want to ask u a few things:

1) How to load different HEX file for different applications into the core's on chip rom for execution from PC.

2)Is there any utility for the same that u know?

can u tell me how to overcome these problems. It will be very helpful if u give u r reference design.thanx for replying. .....
 

Re: 8051 IP core

OK, Once you see the code you'll know answers to your questions.
But first I need an e-mail to send the bundle to ...
 
Re: 8051 IP core

sandeep_sggs ,
please check your e-mails for the requested files.
Hope it helps.


-----------------------------------------------------------

It would be nice to hear that you received the files ...
 
Re: 8051 IP core

Dear yego,
can you upload your design here or send me a mail at hock_1971@rediffmail.com.
i am interested in learning more about how to implement it.

thanks
hock
 

Re: 8051 IP core

how to implement the internal ram in xilinx?


hock
 

8051 IP core

@Yego,

you are obviously a very kind person who happens to open a can of worms sometimes :)
It is great to have contributors like you on this forum. Too bad I can not give you a "helped" feedback, as I did not post the question to begin with.

Bob
 

Re: 8051 IP core

to hock,
for implementing memory(RAM, ROM), you can just launch Xilinx ISE, launch IPcore wizard(GUI), in that u will see a lot of cores. Amongst those just select RAM/ROM, customize it using a GUI. It (wizard) will use BRAM resource of u r FPGA.

And u r done!!!!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top