Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Constrained Random Testing and Directed Testing

Status
Not open for further replies.

vlsi_whiz

Full Member level 4
Joined
Nov 12, 2005
Messages
216
Helped
49
Reputation
98
Reaction score
24
Trophy points
1,298
Location
Penang
Activity points
3,139
Hi,

Could anyone tell me what Constrained Random Testing and Directed testing are in Verification. Could you also tell how we generate the Test vectors/cases for these tests.
 

Directed testcases are the testcase, where you generate the fixed pattern and knowingly a scenario that hits a specific features or line of the code. That means that testcase could hit that part only.
While in directed random testing, you have a mechanism created in your Verification environment such that you can randomize the things which is under control. Say you generate the 32 (constrained) packets in which random data (randomness) is stored. Or you can generate the packet with random sizes and random length.

Generally verification is done with the random scenarios , but while your random scenario is not able to hit the particular scenario or pattern, which results in low coverage, you go for directed testing. Initial smoke testcases are also directed testcases.
Hope this helps......
 

    vlsi_whiz

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top