Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
It depends on the tool you're using for layout. If you're using Cadence tools, you need to use Abstract to generate to LEF file. Or you can write the LEF file by hand if the design isn't too complicated. The LEF language reference is on Source link.
LIB is Synopsys liberty format. I'm less familiar with Synopsys back end tools but I imagine you need a tool like Liberty NCX?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
